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The electrical properties of hydrogenated amorphous silicon (a-Si:H) memories in 
both the unformed and formed states, have been investigated. 
It has been found that conduction in unformed p'-type samples is contact limited 
at room temperature for applied biases of less than 34V. The dependence of the dev -
ice current on voltage and current has been analysed in terms of conduction across the 
Schottky contacts at the a-Si:H to metal interfaces. It has been proposed that the 
electro-forming of these samples gives rise to a conductive filament that penetrates both 
Schottky barriers. 
Measurements of the conductance of formed p-n-i samples at 4.2Kelvin strongly 
indicate that in these samples the filament extends continuously through the a-Si:H 
film. The observation at 4.2K of superconductivity in samples with Al top contacts 
and of anomalous zero bias resistance peaks in samples with Cr, Fe and Au top con-
tacts is thought to be evidence of metal injection from the electrodes into the filament. 
Investigations of the forming process in n'-type devices in which the metal electrodes 
had been replaced by conductive silicon suggests that the migration of metal into the 
a-Si:H film may not just be a consequence of forming but may instead be instrumental 
in initiating it. Simulations of the temperature increase in the filament occuring during 
forming imply that it it highly probable that in parts of the filament the dehydrogena-
tion and crystallisation temperatures of the a-Si:H will be exceeded. 
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The subject of this thesis is memory switching in electroformed thin films of 
hydrogenated amorphous silicon (a-Si:H). 
Memory switching was first observed in a-Si:H at Edinburgh University in 19821 
This was in thin film devices with a p+ -n-i structure, where p+ denotes heavily doped 
p-type a-Si:H, n is n-type and i is undoped. It soon became obvious that the switching 
characteristics of these devices were potentially well suited to applications in the field 
of digital non-volatile memories i.e. the high resistance Off state and the low resistance 
On state differed in conductance by a factor thousand , both high and low states were 
apparently permanent until reprogrammed and the switching was polarity dependent, 
fast (<iOns) and required voltages of less than 5V. 2 ' 3 
Since these initial discoveries the attempts to produce a reliable memory have, 
however, been frustrated by the failure to gain a clear understanding of the switching 
mechanism involved. What has become clear is that structures other than the p+-n-i 
configuration, for example p+ -i, p-i-n and most recently single layers of p+, n+ or i 
material, all yield memory switching with varying degrees of success. 4 The presence of 
an a-Si:H heterojunction does not, therfore, appear to be a necessary criteria for 
switching. Of greater importance to switching, however, are the changes taking place 
in the device during the initial electroforming stage. This process, achieved by apply-
ing sufficiently large volatge pulses across the device, has been shown to give rise to a 
highly conducting filament with a diameter <0.5p.m. Conduction in the low resistance 
On state of the devices has been found to be take place almost exclusively along this 
filament. In the high resistance Off state, however, the device resistance shows some 
dependence on the area of the device indicating that the filament resistance is now suf-
ficiently high for a significant part of the current to pass through the surrounding bulk 
material. The action of switching appears, then, to be the mechanism by which the 
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resistance of the filament or possibly material close to the filament, is changing as a 
result of switching voltage pulses. 
This thesis sets out to investigate a number of aspects of the physical and electri-
cal properties of the filament. Following the first three chapters which review switching 
in thin films, switching in a-Si:H and the basic properties of a-Si:H the experimental 
part of the thesis follows three distinct strands. In chapters 6 and 7 the elctrical proper-
ties of the unformed and the formed devices are compared making use of static I-V vs. 
temperature measurements and a.c. capacitance and conductance measurements. 
Observations of the forming process itself are also described in these chapters. From 
these observations some general conclusions can be made about the conduction 
processes in both the unformed and formed devices and from the latter one can make 
some deductions about the likely composition of the filament. The second strand to 
the work, dealt with in chapter 8, looks at the role played by the contacts in the form-
ing process. It has long been speculated both within this project and by many other 
workers in related fields that filament formation involves the migration of metal from 
the electrodes in to the dielectric film. To investigate this possibility devices with cry-
stalline and micro-crystalline silicon contacts have been made and their forming charac-
teristics compared to those devices with metal contacts. It appears from these experi-
ments that the contact metal does, indeed, play an active role during forming. 
The third and final aspect to the work attempts, by means of numerical simula-
tions, to estimate the temperature increases occuring in the filament during forming 
and switching. The high current density associated with filamentary conduction can 
cause Joule heating sufficient to crystallise or even melt the amorphous material. 
Indeed many switching mechanisms are based on reversible thermal processes, such as 
the amorphous to crystalline transition. It is of importance to be able to predict the 
temperatures attained within the filament of the a-Si:H device during normal opera- 
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tion. As, in practice, it is difficult to measure the internal temperature of the filament 
I have made use of a computer model to simulate the conditions of' heat generation 
and loss. These calculations reveal that temperatures in excess of the crystallisation 
and melting temperature are feasable during forming if not during switching. 
The final chapter, no. 10, is a discussion and summary of all the work described 
in the thesis. 
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One the most remarkable features of switching in thin films is the wide range of 
materials in which these effects have been observed. The list is extensive including 
TiO, 1 ' 2 chalcogemde glasses, 3 ZnSe,4 ' 5 SiO,6 ' 7 Si02 doped with transition metals, 
28 
a—Si:H,8 NiO,9 ZnTe,lOU  metal semiconductor junctions, 12' Langmuir-Blodgett 
films14 and more. Yet despite the apparent ease with which switching can be induced 
in thin films, in a great many cases arriving at a clear and detailed mechanism for the 
switching process has proved rather more difficult. In this chapter I have tried to out-
line the rudimentary aspects of switching, introducing the processes required to achieve 
switching, the different types of switching and the mechanisms that are used to account 
for these effects; the interested reader is also refer to a number of the good reviews of 
switching effects to be found in the literature [15,16,17,18]. The final sections give 
examples of switching that are of particular relevance to the work reported in this 
thesis. 
2.11. The device structure 
Most thin film switching devices are two terminal sandwich structures similar to 
that shown in fig.2.1. The dielectrics vary in thickness from a few nm to a few p.m and 
the device areas generally range from 10 2cm 2 to 10cm 2 . The contacts are usually 
made of metal deposited by evaporation, sputtering or sometimes metal loaded pastes 
are used. Substrates of semiconducting materials have also been used as the bottom 
contact. 
2.2. Forming:the process of inducing switching 
Newly fabricated devices rarely show switching effects without an initial modifica- 





Fig.2. 1 Sandwich structure of a thin film switching device. The switching film 
thickness range from tens of Angstroms to a few micrometers. -. 	 - - 
at the start of the device's life, is referred to as 'forming'. It is achieved by the applica-
tion of suitable voltage pulses and invariably results in an irreversible change in the 
device's electrical characteristics, often with a sharp decrease in the overall terminal 
resistance. 
The physical processes involved in forming depend largely on the thin film itself, 
the device structure and in some cases the electrode material. The physical changes 
that result can be structural, involving the movement of material from one part of the 
device to another, 6 ' 11 ' 9 they can involve a change of phase of the material such as 
the crystallisation of amorphous material 3 or they can be electronic in nature when a 
quasi-permanent change in the occupancy of some electronic states takes place. 5 The 
changes can occur throughout the bulk of the film 7 or in localised regions. 11 A com-
mon localised effect is the formation of a filament of highly conductive material that 
extends at least part of the way through the device. Although the filament may have a 
cross-sectional area many times less than the device area the effective conductance 
along its path is often so much higher than that of the remainder of the device that it 
becomes the preferred current path. 19 There are many reports of filament formation 
with a variety of processes cited to account for their presence including the crystallisa- 
S 
tion of an amorphous thin film, 3 stoicbiometric changes, 9 diffusion of the electrode 
material in to the film6' 11 and the ionisation of deep traps; 5 Reports of bulk changes 
occuring during forming are less common; one example is the bulk diffusion of the 
electrode material into the thin film. 7 
The modifications caused by forming play such an intimate part in the subsequent 
switching that without a reasonably clear understanding of them the elucidation of the 
switching mechanism becomes a difficult task. Regrettably there is disagreement within 
the literature on many aspects of forming; as Deamaley 2° notes in his review of the 
subject 'there are almost as many theories as there are theorists'. 
2.3. Current - voltage characteristics of switching devices 
• Switching in thin films is associated, explicitly or implicitly, with negative dif-
ferential resistance (NDR). 18 Two types of NDR exist, current controlled NDR 
(CCNDR) shown in fig.2.2a and voltage controlled NDR (VCNDR) shown in 
fig.2.2b. Conduction in CCNDR involves the creation of material filaments in which 
the current density differs from that found in the surrounding material. This often 
involves the creation of a filament of material that through Joule heating has become 
significantly warmer than the bulk material.21' 16,22  In the case of VCNDR the form of 
the I-V characteristics is associated with domains of different field strengths. 23 Both 
types of curves, as will be seen in the following sections, can give rise to switching. 
2.4. Switching: memory and threshold 
Switching devices demonstrate at least two states distinguishable by a difference 
in their resistances: the low resistance On state and the high resistance Off state. 
Switching phenomena fall into one of two categories: 
Threshold switching; in which continuous electrical power is required to main-











Volts 	 Volts 
Fig.2.2. I-V characteristics showing negative differential resistance;. 
(a) current controlled (CCNDR) or S-type and (b) voltage controlled 
(VCNDR) or N-type. 
Memory switching; in which both On and Off states can be preserved without 
- 	 power. 
2,4.1. Threshold switching 
Fig.2.3 shows a schematic of two sets of switching characteristics for threshold 










(a) 	 (b) 
Fig.2. 3. Symmetrical (a) and asymmetrical (b) threshold switching characteristics showing 
the Off states,(OA) and the On states ,(BC). The OFF to ON transition occurs at Vt, and the ON 
state will be maintained as long as the holding voltage, Vh ,is exceeded. The asymmetric charac-
teristics, (b), show a low resistance state in one quadrant only. 
In both sets of curves as the bias is increased from zero, section OA of the Off state I- 
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V curve is followed until the threshold voltage, V,, is reached . At this point there is a 
sudden drop in the device resistance and the IN curve moves along the load line to 
section BC which is the On state. The device stays on curve BC as long as the holding 
voltage, V. is exceeded. If the applied voltage falls below VH the device undergoes 
another sudden change in resistance and reverts to the Off state. This type of switching 
action is described as 'volatile' as the device, in this case, reverts to the Off state in the 
absence of a holding voltage. Applying negative voltages in cases where the switching 
characteristics are symmetrical, as in fig.2.3a, produces a similar jump to a high con-
ducting state, B'C'. In many cases threshold devices only show a high conducting state 
for one bias direction, as depicted in fig.2.3b. 
2.4.2. Memory switching 
In contrast to threshold behaviour, devices showing memory switching remain 
indefinitely in either the On or Off states without the need for a holding voltage. 
Fig.2.4 shows three states of memory devices labelled 'On', 'Off' and 'Intermediate' 
for two types of devices one showing symmetrical and the other asymmetrical switching 
characteristics. Switching between these states is achieved by applying the appropriate 
write (Off to On) or erase (On to Off) voltage pulse. The write and erase pulses 
differ from each other by at least one parameter such as their magnitude, length, lead-
ing edge rise time or trailing edge fall time and in addition the polarity of the write 
and erase pulses may be of the opposite sign. 
It is common when describing switching phenomena to talk in terms of On and 
Off states, but as fig-2.4 attempts to show, switching devices are not always rigidly bi-
stable in their operation and intermediate states lying between the On and Off can 
occur. 
Most devices, threshold or memory, can sustain many hundreds of cycles and the 













Fig.2.4. The dynamic I-V characteristics of a memory device with (a) symmetrical switching 
curves and (b) asymmetrical curves. In (b) the switching is polarity dependent with the OFF 
to ON transition occuring at a positive voltage Vw. The reverse transition back to the OFF state 
occurs at a negative voltage of Va. 	 - 
better ones up to 101 cycles before they fail. The commonest failure mode manifests 
itself in a device becoming stuck in one state. 
2.5. Switching mechanisms 
The models devised to explain threshold and memory switching in thin films are 
of three types; Electronic, Thermal and Electrothermal. These are discussed in turn 
below. 
2,5.1. Electronic models for switching 
In an electronic model the difference in conductance between the On and Off 
states is attributed to the effect of a difference in the electronic nature of the device. In 
the case of threshold switching the Off to On transition is generally explained in terms 
of a change from a low conducting transport mechanism to one with a higher resultant 
conductance. An example of this is the model suggested by Henisch et al. 24 for thres-
hold switching in chalcogenide glasses in which it is proposed that double injection of 
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carriers in the Off state gives rise to space charge regions near the electrodes. This can 
cause an instability and a transition to the On state. 
Electronic models for memory switching rely on the long term storage of charge 
to account for the non-volatile nature of the switch. The most commonly proposed 
charge storage sites are traps, either in the bulk or at an interface between two dissimi-
lar materials. A necessary characteristic of such traps is that they have a release time 
comparable to the retention time of the memory which may range from a few hours to 
many months. Wherever and however the charge is stored in the device it can affect 
the conductance of the device in a number of ways. When stored in the bulk or at 
interfaces it can cause band bending which in turn modifies the conductance. 
Simmons and Verderber7 have used an electronic model to explain their observa-
tions of memory switching in thin (20 to 300nm) films of silicon monoxide (which 
they refer to as SiO) prepared by vacuum deposition, fitted with gold electrodes. After 
the devices had been formed, a process during which, the authors suggest, gold ions 
migrate into the bulk of the SiO, the I-V characteristics of the devices showed VCNDR 
as shown in fig.2.5. 
Fig.2.5. Dynamic I-V characteristics of 
a thin film SiO memory device. If 8V is 
applied to the device and the trailing 
edge of the pulse is <0.1 ms the next 
I-V curve will be along OF If the 
threshold voltage Vt is exceeded the 
device reverts to the high conducting 
state of OA. A continuum of states 
between ON and 0B could be accessed 
(e.g. OC and 009 by applying the 
correct voltage pulses. The life time 
of each state appeared to be of the order 





C . B 
Vt 	5 	Volts 
	10 
The device could be switched to a continuum of resistance states (see fig.2.5) which 
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persisted for a few weeks. Simmons and Verderber suggested that the switching 
behaviour of this VCNDR device arose from charge trapping in the bulk of the SiO 
which in turn modified the conductance of the metal/SiO barrier. 
Hovel and Urgell5 ' 4 have also suggested an electronic model to explain their 
observations of memory switching in epitaxial ZnSe films grown on crystalline Ge. The 
if-V characteristics of the devices were implicitly of the CCNDR type. The switching 
characteristics are shown in fig.2.6a. According to their model, the band diagram for 
the device in the high resistance state resembles that shown in fig.2.6b; the current flow 
through the device is limited mainly by the high-resistance ZnSe layer. In the On state 
they suggest the band diagram is modified to that of fig.2.6c. The barrier at the 
ZnSe/Ge interface has been narrowed by the ionisation of traps at the interface from 
neutral to +1 thereby permitting easy tunnelling through it. They also suggest that 
one or more highly conductive filaments are formed through the ZnSe layer and that 
this also occurs by electron emission from neutral traps. 
2.5.2. Thermal models for switching 
In thermal and electrothermal models the temperature increase associated with 
Joule heating is regarded as the principal driving force of the switching rnechan-
ism.' 17 The explanation of threshold switching in terms of thermal processes often 
involves the feed back loop shown in fig.2.7. 26 This shows how, in materials with a 
thermally activated conduction process., thermal runaway can occur causing a sharp 
drop in the device resistance. Referring back to the switching curves in fig.2.3, in this 
type of model the threshold voltage. V,, corresponds to the onset of the thermal runa-
way. 
In the case of memory effects the elevated temperatures are seen as being the 
cause of atomic movement or re-ordering. These atomic rearrangements are 'frozen' 
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Current 
It ,  Fig.2.6a Static I-V of nZnSe-pGe memory 
 device. Switching occurs from A to B 
Vt 	 D 	at a voltage threshold Vt and back again 
Volts 	from C to D at a threshold current It. 









(b) 	 (c) 
Fig.2.6b and c Energy band diagrams of nZnSe-pGe heterojunctions at zero bias, 
(b) in the high resistance state and (C) in the low resistance state. 
(After ref. 5) 
High Field 	
Increased 	Increased Power 
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Fig.2.7. The feedback loop 
leading to thermal runaway 
in thin films with thermally 
activated conduction processes. 
in place once the switching pulse is removed and the device has cooled making this an 
attractively easy means of explaining the long life time of memory states. Models of 
this type are most often proposed where conduction has been shown experimentally to 
be filamentary. This is because the current densities in a filament during a switching 
operation can cause sufficiently high temperatures to melt the filament material. This 
permits a range of phase change and mass transfer processes that are well suited to the 
cc 
Ev 
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explanation of memory effects. Perhaps the most thoroughly investigated thermal 
switching mechanism is that found in chalcogenide glasses.' 3'' 21 During initial 
forming pulses a filament of material crystallises; this normally happens near the centre 
of the device where the highest temperatures are attained. This modified material has a 
higher conductivity than the bulk and so becomes the preferred current path during 
subsequent voltage pulses. The switching process , according to the generally accepted 
model, is illustrated in fig.2.8. 
[ On state 	 Off state 
Erase 
high 
voltage pulses. 	 sec 
Filament is 	 Filament is 
crystallised and its 	Wrlta 	v 	 amorphous and its 
conductivity is 	
Gradual trailing I conductivity is high. 	 LJ 	 low. edge to pulse. 	 - sec 
Fig.2.8. The switching process in chalcogenide glass memory devices. In the erase 
operation large voltage pulses with steep trailing edges are applied. These melt 
the crystalline filament causing it to solidify in an amorphous form. To write the 
device pulses with more gradual trailing edges are used. These melt the filament 
too but allow the material to solidify in a crystalline form. 
The important variable is the rate of cooling of the filament material which as 
shown above can be controlled by the voltage pulse shape. Very rapid cooling from 
above the melting point of the chalcogenide favours solidification in an amorphous 
phase whereas gradual cooling gives time for crystal growth to occur. 
Manhart6 has proposed a thermal model to explain memory switching in SiO. In 
these samples a forming pulse was again used to reduce the device resistance from its 
initial value of 10 1 to 300f. According to Manhart's model, the forming process gives 
rise to temperature increases sufficient to encourage silver from the electrodes to 
r1N$ FEE ~ 9" I 1 -'E' ne, " a*s SO 
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migrate into the SiO to produce a metal filament. Thus the linear IN characteristics 
and positive temperature coefficient of resistance of the low resistance state are 
accounted for. Two models are put forward for the subsequent switching mechanism, 
as illustrated in fig.2.9. 
Metal 
' eIectrodes 
Fig.2.9.a. Suggested switching mech-
anism no.1. An erase pulse (WV, tra-
iling edge < 1 000ns) melts the metal 
filament [1]. The metal disperses into 
the SlO breaking the link [2]. To re-
make the filament a write pulse (6-
By, trailing edge > O.lms) encourages 
more metal from the electrodes to 
enter. 
Fig.2. 9.b. Suggested switching mech-
anism no.2. The erase pulse melts the 
metal filament[1]. The rapid cooling 
as the pulse is removed creates an 
• amorphous, high resistance metal:SiO 
mixture[2]. To write, the material is 
re-melted then cooled more gradually. 
The difference in the freezing points 
of the metal and the SiO cause them to 
seperato re-forming the filamont(31. 
Memory switching in thermally grown microcrystalline NiO has been reported by 
Gibbons and Beadle. 9 They too suggest that a metallic filament is formed in their sam-
ples, not by the diffusion of metal from the electrodes, but by the collection of nickel 
atoms at a structural defect in the oxide.They propose that this occurs during the form-
ing stage of the device when a filament of material becomes sufficiently hot for this 
stoichiometric change to take place. The switching characteristics of the formed device 
are outlined in fig.2.10 below. 
The final example of a thermal switching model I wish to discuss is that proposed 
by Ota and Takahashi for ZnTe. 11 Following a by now familiar pattern their model 
involves filaments made in this case by the injection of metal from the electrodes. In 
the On state conduction is along one of these filaments. To regain the Off state the 
filament is ruptured by melting. Returning to the On state is by the formation of a 
- 18 - 
Metal electrodes 
on 	 Off 
Nickel filament 
Fig.2. 10. suggested switching mechanism in NiO. Forming 
causes Ni from the bulk to conglomerate to produce a fil-
ament. The erase pulse (150rnA, iOns) re-oxidises the 
Ni to resistive NiO thus breaking the filament. The write 
pulse (200 V,4Oms) causes the re-migration of NiO into 
a filament. 
completely new filament and not by healing the old: the life time of this type of device 
is obviously rather limited. 
2.5.3 lElectirothieirmal models of switching 
This type of switching model encompasses aspects of both purely thermal mechan-
isms and purely electronic mechansims. As with the thermal models described in the 
previous section electrothermal models are usually invoked where conduction is fila-
mentary as it is in these cases that large local temperature increases can occur. In con-
trast to a purely thermal model where Ohmic conduction mechanisms are assumed to 
prevail, in an electrothermal model the conduction mechanism is strongly non-Ohmic. 
When the bias across the sample is increased there are, therefore, two mechansims by 
which the current in the device increases; (1) the field strength dependence of the con-
ductivity and (2) self-heating which enhances conduction by thermally activated 
processes. In a simple thermal mechanism only the second of these is assumed to be 
relevant and in a purely electronic mechanism only the first is of importance. At an 
appropriate applied bias a temperature is attained sufficient to initiate switching of 
either the threshold or memory type. The final stages of the switching mechanisms can 
be generally similar to those described in the previous section on thermal models i.e. 
memory switching might involve compositional or structural rearrangements and thres- 
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hold switching the creation of a sustainable hot filament. 
2.6, Summary 
The phenomenon of switching in thin films has been reviewed. There are two dis-
tinct types of switching: (1) Threshold switching, in which a continual supply of power 
is required to operate the device, and, (2) Memory switching, in which both On and 
Off states can be retained for long periods without the consumption of power. 
Many types of switching devices require an initial forming process to initiate 
switching; this process is usually performed using a voltage pulse and can give rise to 
electronic, structural or compositional changes to the device. Despite the importance 
of the forming process in determining the subsequent switching a detailed knowledge 
and understanding is absent in many cases. A common product of the forming stage is 
a filament of highly conductive material. The high conductance of the filament has 
been attributed to one or more of several processes e.g. crystallisation of the amor-
phous material, the injection of metal into the thin film, the compositional rearrange-
ment of compounds and the ionisation of the filament material. 
The switching mechanisms of both threshold and memory devices are based either 
on electronic processes, thermal processes or a mixture of the two - electrothermal 
processes. For the case of memory effects, electronic processes account for the longev-
ity of the memory state in terms of charge trapping somewhere within the film. Ther-
mal and electrothermal models for memory switching usually assume that the elevated 
temperatures caused by the current flowing through the device initiate some material 
movement or cause a phase change in a part of the thin film material that becomes 
'frozen' in to place once the temperature falls. Thermal models are frequently proposed 
when conduction is filamentary, as the high current density enables high tempera-
tures to be attained which permit the necessary changes. 
- 20 - 
The speed of the switching transitions vary from device to device and cover a 
range from <iOns to >ims. There is no indication from the reports of memory 
switching whether electronic switching processes are fundamentally any quicker than 
thermal processes. 
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3. llntroduction 
In the first half of this chapter the reports of both threshold and memory switch-
ing in a-Si:H are reviewed with particular emphasis being given to the properties of the 
memory device jointly under investigation at the Universities of Edinburgh and Dun-
dee. In the second part of this chapter some of the recent unpublished results from 
these two groups and our colleagues at BP Sunbury are presented so as to place work 
reported in this thesis in context. 
3i Switching in a-Si: published results 
The earliest reports of switching in a-Si were made in 1970 by Feldman and 
Moorjani 1  and Moorjani and Feldman. 2 Their descriptions are primarily of threshold 
switching although they make a passing reference to memory effects. The devices they 
studied were made of electron beam evaporated a-Si fitted with Ti contacts; they did 
not require a forming stage to initiate the threshold switching. From this and further 
work reported by Feldman and Charles in 1974 3  and Charles and Feldman ' in 1975, 
it was established that the On state was associated with a filamentary region of heated 
a-Si extending at least part way through the device. An electrothermal model similar to 
those being used contemporaneously to describe threshold switching in chalcogenide 
glasses 5  was suggested as an explanation of switching in these a-Si devices. 
Dey and Fong6 and Dey ' describe similar observations of threshold switching in 
Ti-Si-Ti devices. In contrast to the previous observations, however, they allude to a 
forming process occurring in their devices in so far that the initial switching voltage 
was higher than subsequent switching voltages. No specific details are given, however, 
of the changes brought about in the device by this initial switching. 
In 1982 three publications appeared by, den Boer, 8 Gabriel and Adler, 9 and 
Owen et al. , the latter being the first from the joint project between the Universities 
- 26 - 
of Edinburgh and Dundee. Den Boer's reports concerned threshold switching in n+ - 
i-n+ sandwich structures of hydrogenated a-Si. He mentions the need for an initial 
forming process and that this gave rise to a permanent spot on the device several 
micrometers in diameter. This region, he suggests, acts as a nucleus for filamentary 
conduction in the On state. 
Gabriel and Adler, working with notionally homogeneous layers of sputtered a-
Si:H fitted with molybdenum contacts, reported no evidence of reversible switching in 
their devices and concluded that in contrast to amorphous chaicogenides, a-Si lacked 
the suitable electronic or structural properties for reversible switching. 
The report by Owen et al. however, showed that in heterogeneous (p+ -n-i) sam-
ples of a-Si:H prepared by RF glow discharge it was possible to observe reproducible 
memory switching. Three years later in 1985, Gangopadhyay et al. reported similar 
memory switching in p-n-i structures made of sputtered a-Si:H. 11 The observations 
reported in Owen et al.'s paper of 1982 and two subsequent publications by LeComber 
and Owen et aL 12 ' 13 are outlined in the following sections. 
3J1i1. Structure. 
The earliest devices were made by depositing Al or Au top contacts with areas 
of about 1mm 2 on to glow discharge a-Si:H prepared on stainless steel substrates. Later 
structures have been made to the design shown in fig.3.1 with the 'pore' diameter 
varying between 300 and lOp.m and the total thickness of the a-Si:H varying between 
0.5 and 1p.m. The a-Si:H is variously doped to make devices with a p+-n-i, p+-n or 
p+ -i structure. 
3.111.2. Static I-V characteristics of the unformed device 
The as-prepared I-V characteristic of the p+-n-i device, as shown in fig.3.2. is 
IWAFRI 
rectifying as expected for a structure containing a p-n junction (the forward biased 





Glass substrate 	Fig.3.1a Cross-sectionalview of a memory 
device showing the 'pore' structure. 
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Substrate is glass 
	 Ph otoresist 
3.1.3. Foaming 
The devices require an initial forming stage. This is achieved by forward biasing 
the device to about 24V at which point it becomes unstable and switches to a non-
volatile low resistance On state of less than 2k11. Forming does not necessarily occur 
the instant the forming pulse is applied but can involve a delay. This delay is found to 
be very sensitive to voltage as shown in fig.3.3. During the delay time the device 
current is found to remain constant at a level expected for the Off state with the 
appropriate voltage across the device. 
Voltage (V) 
Fig.3.2 The static I-V characteristics of an unformed p+-n-i device 















Fig.3.3 The delay time for 
forming of a typical p+.n-i 
device, measured at 30 
(curve 1), 80 °C (curve 2), 
and 1600C (curve 3). 
(After ref. 12 ) 
0 	10 	z U 	J U 	14 u 
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3.1.4. Filament 
Forming is found to give rise to a highly conducting filament which, from meas- 
urements made using thermochromic liquid crystals, is shown to have a diameter of 
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less than 0.5im. The composition and structure of the filament has not been deter-
mined with any great certainty but it was suggested that it may arise from the migra-
tion of metal from the electrodes into the a-Si:H. 
M.S. Switching 
The switching characteristics are shown in fig.3.4. The switching is polarity 
dependent with the On to Off transition occurring at a reverse bias threshold voltage, 
Vthr , and the opposite transition from Off to On occurring at a forward bias threshold 
Vthf ('forward' and 'reverse' bias are referred to the p-n junction i.e. reverse bias is 
when the p+ is negatively biased). 
Current 
Volts(V) 
Vthr 	 Vthf 
Fig.3. 4 Complete static current - voltage characteristics of a formed 
a-Si p+-n-i device, showing the forward and reverse threshold voltages, 
Vthf and Vthr, respectively. 
3.1.6. Switching speed 
The erase operation appears to be instantaneous on the time scale of 1 ns. For 
normal operation pulses of 10 ns are used. The Write operation shows a delay time r 
which has an inverse exponential dependence on the Write pulse magnitude i.e. 
tcxexP(j_) . Data presented in reference 13 shows the delay time varying between 
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lOOns for a 5V Write pulse to iOns for a 15V pulse. 
3.11.7. On state 
The resistance of the On state is less than 1kfI and sometimes as low as a few tens 
of Ohms. The On state resistance is found to be independent of the device area and, 
thus, it has been assumed this state is associated with conduction along a filament. 
The temperature dependence of the On state resistance is weak, the resistance decreas-
ing by only 10% as the temperature is increased from 230K to 400K. 
3.11.8. Off state 
In contrast to the On state, the Off state resistance scales inversely with area 
implying conduction is through the bulk and not preferentially along the filament. The 
temperature dependence of the Off state resistance is greater than the On state with the 
resistance decreasing by a factor of three as the temperature is increased from 230K to 
400K. 
3.1.9. Switching Energy 
The energy dissipated during a switching transition has been estimated at between 
10 and 10 1 J. 
3.11.110. Volatility 
Both the On and Off states are found to be effectively permanent. No appreciable 
change in the resistance of either state has been noticed in devices left unbiased at 
room temperature for 18 months, nor is any change seen in devices held at 95°C for 24 
hours. 
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3.11.111. Mechanisms 
Despite the considerable effort by both the Edinburgh and Dundee groups from 
1982 to 1985 they were unable to establish with any certainty a mechanism that could 
satisfactorily account for the switching effect. The discussions of the mechanism gen-
erally ran along one of three lines; (1) Thermal models, (2) Charge trapping models 
and (3) Novel models involving atomic motion. 
3,1.1111.1. Thermal Models 
A mechanism similar to that used to explain memory switching in amorphous 
chalcogenide devices, namely, the reversible creation and destruction of a crystalline 
filament (see §2.5.2/), has been dismissed for a number of reasons. These include (i) 
the difficulty such a model has in accounting for the observed polarity dependence of 
the switching, (ii) the switching energies of the a-Si:H devices (<10J) were consider-
ably lower than those found in chalcogenide devices (10-10 3J), (iii) the switching 
speed of the a-Si:H devices, typically 10 8sec, are much faster than those found in 
chalcogenide devices which generally require 10 3sec. 
3.1.111.2. Charge Trapping 
Analogies have been drawn between the structures and performance of the p+ - 
n-i devices and crystalline silicon MISS devices. Although the MISS devices have only 
ever been found to exhibit threshold switching it has been tentatively suggested that 
the memory effect found in the a-Si:H devices are caused by charge storage in deep 
states at the i-type to n-type interface. It must be appreciated, however, that account-
ing for the very long life-time of the a-Si:H devices requires a trap with an exception-
ally low release probability and that no such trap is known to exist in a-Si:H. 
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3ilill.3. Other suggestions 
It was tentatively suggested that field assisted diffusion of hydrogen within the a-
Si:H network may give rise to switching effects; the polarity dependence of the switch-
ing could certainly be understood in terms of such a process. One possible mechanism 
might involve the hydrogen reversibly altering the height of the metal/a-Si:H barrier, a 
process that has been observed in ambient sensors. 14 
3.2. Recent unpublished results 
A number of interesting observations have been made in recent months that, 
although unpublished, should be mentioned so as to provide a context for the new 
work described in this thesis. (Thanks are due to my co-workers for letting me make 
use of this information.) Possibly the most significant observation is that memory 
switching has been found to occur in homogenous a-Si:H devices i.e. in structures con-
taining single layers of either i, n or p type a-Si:}{. 15 The multilayer structure of the 
p+ -n-i devices is not, therefore, necessary to the switching process. It is interesting to 
recall that Gabriel and Adler 9 failed to observe switching in homogenous a-Si:H 
prepared by sputtering in an H 2/Ar gas mixture. 
Of the different types of a-Si:H investigated i.e. i, n and p type, it has been 
found that p+ material exhibits particularly reliable switching characteristics and for 
this -reason has received the greatest share of interest. The forming process of these 
devices shows certain phenomenological differences from that of p-n-i devices even 
though the voltage pulses used in both cases are of comparable duration and magni-
tude. Unlike p-n-i devices which form directly to an On state the p+ devices can be 
formed to an Off state of lOOkfl to 1M1. 15 This process, because of its gradual nature, 
has become known as 'soft' forming. A subsequent switching pulse of the appropriate 
polarity results in the usual transition to the On state. Subsequent switching charac- 
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teristics are remarkably similar to those of the p-n-i devices: switching voltages of 24V 
are used, the On state can be as low as lkfl and the Off state as high as 1Mg, the 
memory operation is polarity dependent, the memory states are stable for as long as 
they have been measured i.e. up to months. It has been found that the devices operate 
most successfully when the polarity of the Write pulse is the same as the forming 
pulse. 
It has also become clear that devices of all types are not always strictly bi-stable in 
their operation but can exist in a continuum of resistance states lying between the On 
and Off states. These states can be accessed by using pulses that are a few hundreds of 
millivolts less than those required to make a direct On to Off or Off to On transition. 15 
The structure of the filament has continued to be a subject of investigation. Using 
X-Ray microprobe analysis on formed devices that have had their top contact 
removed, it has been established that metal from the contact is present in the silicon of 
16 
the filament region. This measurement, however, only probes the composition of the 
surface layer and there has been little success in finding a direct means of determining 
the filament composition below the surface. 
A final observation of great relevance to the discussion of the switching mechan-
ism is the apparent insensitivity of the memory states to the exposure to high energy 
radiation. A number of p-n-i devices in both On and Off states were exposed to 5Mrad 
of Co 60 y rays with no resultant change to the resistance of devices in either state. This 
seriously mitigates against switching mechanisms based on charge storage as it would 
reasonably be expected that radiation of this energy would cause the release of any 
trapped charge and so substantially alter the resistance of the On state and possibly 
even that of the Off state. 
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3.3. Summary 
Early observations of both threshold and memory switching in a-Si have been 
reviewed. The details of memory switching reported by the Universities of Edinburgh 
and Dundee have been looked at in some detail. This work has focussed on sandwich 
structures with a-Si:H layers prepared by glow discharge between SOnm and ijim thick. 
The earliest of these devices had a heterogeneous structure, such as p-n-i, but in recent 
times there has been a shift to samples with a homogenous a-Si:H layer, in particular 
p+ type a-Si:H. 
The switching characteristics of the devices with heterogeneous and homogenous 
a-Si:H layers show many similarities: they require an initial forming process which is 
achieved with a voltage pulse of 10-15V and lOOns to is duration, switching is polarity 
dependent i.e. the Erase and Write operations require voltage pulses of the opposite 
polarity, the required switching voltages lie between 2V and 4V and the pulse width 
can be as short as iOns for both Write and Erase operations, the On state is associated 
with a conductive filament that has a diameter of less than 0.5m, both the On and 
Off memory states appear to remain indefinitely if the devices are left at room tem-
perature with zero applied bias. Probably the largest difference in the behaviour of the 
single layer and multi-layer devices is in the forming process; the p-n-i devices invari-
ably form in a single transition to an On state of a few kfl whilst the p+ devices can 
be 'soft' formed to an Off state as well as being 'hard' formed to an On state. 
Despite the considerable effort invested since the discovery of memory switching 
by the Edinburgh and Dundee groups in 1982, the switching mechanism remains 
unclear, to the extent that it has not even been decided whether it is a structural or 
electronic process. The discovery of switching in homogenous a-Si:H layers has been a 
helpful step in that it has made it clear that heterojunctions such as the n-p, i-p or i-n 
junctions are not necessary for switching, although the role of the metal-a-Si:H 
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heterojunctiori has yet to be established. The apparent indefinite life-time of the 
memory states, even at elevated temperatures and under exposure to radiation, 
strongly suggests a structural mechanism is at work. But if so how can the polarity 
dependence and high switching speed be accounted for? And is Joule heating in the 
filament playing a part in the switching mechanism? These and other questions will be 
addressed in this thesis. 
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4. llntroduction 
For more than a decade hydrogenated amorphous silicon (a-Si:H) has found 
considerable technological application in the fields of solar cells, Xerography , flat 
screen displays and others where large areas of silicon are required. There is a wealth 
of information accumulated on basic properties and this chapter provides a brief over-
view of some of this information dealing with methods of preparation, the density of 
states, conduction mechanisms and the a-Si:H to metal Schottky barrier. It also 
discusses the effects of elevated temperature on the structure of a-Si:H and the electri-
cal properties of amorphous silicon/metal alloys, these last two subjects being of partic-
ular relevance to the discussion of switching and related phenomena in a-Si:H. 
4J. Preparation 
There are three methods in common use for preparing a-Si:- evaporation in a 
high vacuum, cathodic sputtering and glow discharge (g.d.) decompostion of silane 
gas, the latter being the process used to prepare the silicon studied here and the one I 
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	the preparation of an a-Si specimen 
by glow discharge decomposition of silane. 
	
Heater 	using inductive coupling. 
Silane gas (Si!-! 4 ) is passed through the chamber where, under the stimulation of the 
radio frequency field, the silane gas decomposes into Si and Si-H fragments which are 
deposited at the heated substrate. Amorphous silicon prepared in this way contains 
between 8% and 50% atomic hydrogen, and is more accurately described as 
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hydrogenated amorphous silicon (a-Si:H). The electrical and optical properties, and 
the hydrogen content of g.d a-Si:H depend critically on the preparation conditions, in 
particular on the substrate temperature during deposition, the R  power, the reaction 
chamber pressure and of course the exact composition of the chamber gases. 
Doping of a-Si:H is achieved by mixing, with the silane gas, diborane (B 2H 6) to 
provide boron as a p-type dopant or phosphine (PH3) as an n-type dopant. The dop-
ing concentration of the a-Si:H films is determined by the relative concentrations of 
the silane and dopant gas. A useful feature of the doping technique is that the doping 
type and concentration can be varied without interrupting the growth of the film and 
so structures such as a p-n junction can be grown in a continuous process. 
4.2. Structure 
Elemental silicon bonds via four sp 3 hybrid orbitals, and in the crystalline form 
has a tetrahedral structure. In the amorphous phase the long range order of the cry-
stal is absent but short range order persists, extending as far as the third nearest neigh-
bour, a distance of 0.8 to mm.' In contrast to the crystalline phase where each atom is 
surrounded by four others, many silicon atoms in the amorphous material are bonded 
to less than four. A possible structure for amorphous silicon prepared by evaporation 
or sputtering is shown in fig.4.2a, in which the unsatisfied silicon bonds are labelled 
'dangling bonds'. Fig.4.2b shows a similar structure for hydrogenated a-Si in which 
many of the dangling bonds have been terminated by hydrogen atoms. The number of 
dangling bonds, as determined by electron spin resonance in glow discharge a-Si:H is 
about 10 16cm whilst in evaporated films it is many times higher 2(typically 1019crn _3). 
Although only about 1% of the hydrogen is required to saturate the dangling bonds, in 
good quality a-Si:H films more like 5% of the hydrogen is incorporated into H-Si bonds. 
The remainder is found either interstitially as H 2 molecules, see fig.4.2b, or it bonds to two 
silicon atoms as Si-H-Si, a configuration which helps to relax strained Si-Si bonds. 
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(a) 	 (b) 
Fig.4.2 The structure of a-Si. (a) Shows a possible atomic configuration for evaporated 
a-Si. The arrows highlight the presence of strained bonds (1) and dangling bonds (2) 
both of which contribute to states in the forbiden gap. (b) shows how hydrogen in a-Si.H 
can relax strained bonds (3) and satisfy dangling bonds (4). Molecular hydrogen is also 
present in a-Si:H (5). 
4.3. Density of states 
The density of states of a-Si:H deduced by field effect measurements is shown 
in curve 1 of fig.4.3. 3 ' 4 The diagram has been divided according to the nature of 
the states into the extended states of the conduction and valence bands, the tail states 
and the gap states. 5 The extended states are delocalised and extend throughout the 
material as in the valence and conduction bands of crystalline silicon. The disordered 
nature of the amorphous material means, however, that carriers in the extended 
states of the amorphous material are scattered more frequently than in the crystal. 
This has the effect of reducing the extended state mobility from that found in crystal-
line silicon which is of the order of 1000cm 2!Vs, to about 10 cm 2/Vs . The tail states 
are states at the edge of the valence and conduction bands that due to the disorder of 
the silicon matrix have become localised, 6 that is to say their electron wavefunctions 
are confined to a localised region of space and do not extend throughout the whole 
material. The gap states are caused by structural defects such as dangling bonds and 
like the tail states are localised. 
An important feature of curve 1 is the deep minimum in the density of states near 
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E 	Fig.4.3. Density of states distributions 
for a-Si.H specimens. Curie 1: glow 
discharge specimen, deposition sub-
strate temperature, Td = 520K; 
Curve 2: evaporated specimen. 
Full lines: determined by field effect 
experiment. E, extended states, 
T, tall states, G gap states (after 
ref 8). 
0 
which is shown in curve 2. The difference between these two is largely attributable to 
the presence of hydrogen. The evaporated films, which are hydrogen free, contain a 
high density of dangling bonds which in turn give rise to states in the band gap. In a-
Si:H, hydrogen joins with the dangling bonds to form Si-H bonds which have an 
energy that lies not in the band gap but in the valence band. Thus the states associated 
with the dangling bond are removed from the gap. Hydrogen also helps to relax 
strained bonds with the effect of reducing gap states caused by defects other than the 
dangling bond. 
4.4. Doping 
Doping a-Si:H results in a change in the Fermi level position. 7 ' 8 To appreciate 
how this happens consider fig.4.4 which shows the density of states and Fermi level 
position for p-type material doped with boron. Electrons from the gap states in the 
shaded region can be considered to have fallen to occupy the acceptor levels at energy 
db In doing so the Fermi level is shifted from its intrinsic position at E. to its doped 
position at Ef . The occupancy of the tail and valence band states is thus reduced, and 
the hole concentration is increased with a consequent increase in conductivity. Fig.4.5 











9 El 192 
Fig.4.4 The density of states of -Si:H 
showing the incorporation of acceptor 
states. Electrons from gap states just 
below the intrinsic Fermi level, € f4 
fall to occupy the acceptor states Ph 
thereby pulling the Fermi level of the 
doped material closer to the valence 
band edge. 
E 	€f 	E  
doping. 8 It is clear that over certain ranges g-d a-Si:H can be doped with considerable 
effectiveness. 
4.5. Conduction mechanisms 
- 1 
Fig.4.5 Room temperature 
conductivity of n and p-type 
- a-Si specimens, plotted as a 
function of the gaseous im- 
- 5 purity ratio. For the right 
hand curve, this is the 	ratio 
- 
of phosphine to silane mole- 
cules in the gas mixture 
used to prepare the specimen. 
- On the left it is the ratio of 
diborane to silane. 
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Electrical conduction can take place via the three types, of states shown in fig.4.3 
namely in the extended states, the tail states and the gap states. 9 Throughout the fol- 
lowing section these conduction mechanisms are discussed in terms of electron flow but 
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the mechanisms also apply in kind to hole transport. 
4.5.1. Extended state conduction 
Electrons can be thermally or optically excited from filled states below the Fermi 
level into the conduction band. 'In thermal equilibrium the conductivity in the extended 
states is given by 
a(e)=cr oexp [_Jex ( 
	) 	
(1) 
where E and €, are the conduction band edge and Fermi level energies respectively, 
- and the pre-exponential factoro 0 is defined as 
	
°= eg (€ )kT (€) 	 (2) 
where p.(e) is the electron mobility in the extended states. The variation of the Fermi 
level position is given by (e Ef) = (€c  —€1 )0 -8T where (€ -ef ) 0 refers to T = 0. The 
constants o 0exp (8/k) have a value of about lOOflcm . Under an applied bids the 
overall drift mobility of the electrons is controlled by trapping and thermal release 
from the tail states as indicated by fig.4.6J Trapping reduces the mobility of the elctrons 
and, assuming a quasi-thermal equilibrium exists between electrons in the conduction 
band and in the traps, the modified mobility can be written: 	 - 
I 	 ) 
FLd=p.(EC)i3exp -( -
E.  1 kT 	 (3) 
where 13  depends on the form of the localised states 
distribution between ç and € defined in fig.4.6, and the exponential term describes 
the trap release time for a trap at energy €,. Inserting this modified value for the 
mobility into equation 1 reduces the pre-exponential factor to about lOflcm . 
4.5.2. Tail state conduction 
Conduction in the tail states takes placd by phonon assisted hopping between 
localised states of electrons therthally excited from Ef. This hopping process is illus-
trated in fig.4.7 in which the energy required by the electron to hop between states is 
W and the mean hopping distance is R 0 . Conduction of this kind occurs almost 
exclusively at the bottom of the tail states as it is these states that are the most densely po-
pulated with electrons. The hopping mobility is 












Fig.4. 6. A schematic representation of electron multi-
trapping in the tall states of the conduction band. The 
mobility of the electrons is limited by this process. 
p.H=(H)oexp 1J 	 (4) 
where the overall conductance is 
( l 	(—[(E1 —E1 )0+W] 
cr(e ) = o0exp I rJ exp 	U J (5) 
and o 0exp (8/k) is about O.lflcm' 
Fig.4. 7 A schematic representation 
of phonon assited hopping. W is the 
phonon energy and Ro the average 
nearest neighbour hopping distance. 
4.5.3. Hopping in the gap states 
At lower temperatures fewer carriers can thermallise to the tail states and so the 
predominant 'conduction path falls below the tail states to the gap states, eventually 
tending towards the Fermi level itself as the temperature is lowered still further. Elec-
tron transport is again by phonon assisted hopping between nearest neighbour sites 
except at the very lowest temperatures at which point variable range hopping takes 
over. In this conduction process, as illustrated in fig.4.8, it becomes energetically more 
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favourable for an electron to hop beyond the nearest neighbour site in order to find a 
final site close in energy to its initial site. Mott has shown that the conductivity for 
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where a represents the spatial decay of a localised wavefunction. 10 
= 	 Fig.4.8 Variable range hopping 
between localised states in 
f 	
w the gap. The phonon energy is 
W and the hopping distance is R. 
_________ 
R3Ro 	
Ro is defined in fig.4.7. 
In many cases more than one conduction mechanism contributes to carrier Iran-
sport in a-Si:H. It is's often found, however, that over a particular temperature range 
one mechanism dominates all others and an activation energy characteristic of that pro-
cess is observed. 
4.6. The a-Si:H to metal contact 
4.6.1. Introduction 
The following section gives a brief account of the conductive and capacitive pro-
perties of the a-Si:H Schottky barrier (a-barrier). Where a more detailed approach is 
required the reader is referred to the literature in particular references 11, 12. Fig. 4.9 
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shows the band diagram at zero applied bias for a metal to n-type contact. 
Ef 
Ev 
Fig.4.9 Energy bands in the barrier 
region of an n-type amorphous 
€ f m semiconductor. For a description of 
the various regions in the barrier 
see the text. 
To maintain continuity in the Fermi level across the contact, electrons from gap states 
immediately below the bulk a-Si:H Fermi level move to the metal thus setting up a 
space charge region. The states in the a-Si:H that have been emptied during this elec-
tron transfer are forced above the Fermi level as indicated by the hatched area of 
fig.4.9. The barrier profile depends directly on the density of states in the gap, and in 
particular on those states directly below the bulk Fermi level which become emptied 
during the formation of the barrier. This is in contrast to the crystalline counterpart 
where the barrier profile is dependent on the dopant concentration. 13  Fig.4.10 from 
Spear et al., 12 shows theoretically derived barrier profiles for a-Si:H with various dop-
ing levels. These curves show that with increasing doping the barrier profiles become 
steeper and narrower. 
4.6.2. D.0 conduction 
Under forward bias the band diagram of the junction looks something like that in 
fig.4.11. Electrons in the conduction band can easily surmount the lowered potential 
barrier into the metal. In reverse bias, fig.4.12, the flow of electrons is impeded by the 
potential barrier. At low reverse biases the most probable means of overcoming the 
barrier is by thermionic emission over the top of the barrier. As the reverse bias is 
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Fig. 4.10 Barrier profiles €b(x) 
for a-Si:H taken from ref 12 
The upper curves for € c - € f 
values between 0.25 and 0.85eV 
represent n-type depletion lay-
ers. These have been calculated 
for a high work function metal 
such as Au or Pt. The lower 
curves for € c - € f between 
0.85 and 1.25eV show p-type 
depletion layers. These have 
been calculated for a low work 
function metal such as AL 
-ye 	+ve 
EC 0 oqA 
€fm 
Fig.4.11 a-barrier for 
an n-type semiconductor 





Fig.4.12 a-barrier for 
an n-type semiconductor 
under a reverse bias of 
V Volts. 
ling of electrons from the metal to the semiconductor to take place; this is field assisted 
thermionic emission. At still higher biases the barrier becomes thin enough for elec-
trons to tunnel directly from the Fermi level of the metal to the semiconductor; this is 
field emission. An example of for-ward and reverse bias characteristics of an a-Sil-I 
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barrier are shown in fig.4.13a. Rectification ratios at 1V of between 103  and  104  are 
commonly achieved. Fig.4.13b shows the reverse bias breakdown curves for two um-
pies with different doping concentrations. 
1 
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Fig. 4. 13 	(a) Forward bias current-voltage characteristics for two a-Si/metal 
diodes corresponding to different doping levels. The dashed curves show the 
reverse characteristics. Curve 1 has a doping level of 1. 4.10 1 cm - 3and curve 2 
1.5. 10 17  cTh (b) Reverse bias characteristics of two a-Si/metal barriers showing 
the effect of doping on breakdown voltage. (After ref. 11) 
4.6.3. Differential capacitance 
Measurement of the differential capacitance under forward and reverse bias con-
ditions is achieved by superimposing a small a.c. modulation onto the d.c. bias and 
monitoring the a.c. current caused by the partial charging and discharging of the bar-
rier capacitance. Fig.4. 14 from Snell et al. 11 illustrates the experimentally observed 
bias dependence of the capacitance and also shows that the measured capacitance 
decreases with increasing frequency of the measurement signal. The bias and frequency 
dependence of the barrier capacitance will now be explained. 
4.6.4. Frequency dependence of the barrier capacitance 
Fig.4.15 shows an a-barrier with an applied a.c. voltage of amplitude AV and fre- 
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Fig.4. 14 a-Si:H Barrier capacitance as 
a function of bias. The solid lines show the 
calculated barrier capacitance for a 
sample with € c - € f = 0.6eV. The dashed 
lines show the experimentally observed 
values. (After ref.11) 
above the Fermi level by an energy AVe; these are indicated by the hatched area. 
These states are now out of thermal equilibrium and as they empty the space charge in 
the barrier region will be modified. The electrons in the hatched region have three 
ways of vacating their states (i) by thermalisation into the extended states of the con-
duction band, (ii) diffusion into the metal and, (iii) recombination with minority car-
riers. 
Each of these processes has a characteristic time constant which reflects the time 
taken for an electron to leave its state. If an electron cannot leave its state in a time 
less than the duration of the half-cycle of the a.c. signal then it will not contribute to 
the measured value of the capacitance. As the frequency is increased, therefore, fewer 
and fewer carriers will be able to respond to the a.c. signal and so the measured signal 
decreases. Spear et al. 12  have taken the thermal excitation to the conduction band as 
the limiting process in determining the response of the electrons. Using this approach 
they achieve a good match between experimental data and calculated capacitance 
values under reverse biased conditions as illustrated by fig.4.14 - the discrepency between 
theory and experiment under forward bias is explained below. 
4.6.5. Capacitance under forward and reverse bias 
Fig.4.14 shows that the capacitance of the a-barriers increases steeply under for-
ward bias, as the space charge layer becomes thinner. In reverse bias the capacitance 
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EC 
Fig.4. 15 Energy bands in the barrier region of 
an n-type amorphous semiconductor at zero 
d.c. bias but with an a. c. voltage of amplitude 
iW and frequency f. 'During one half cycle of this 
alternating potential filled states will be lifted 
above the Fermi level by an energy toW, 
AV 	these are shown as the cross-hatched area. 
- cE f m These states will have to empty before they 
can contribute to the modification of the space-
charge region. (Based on ref. 11) 
decreases relatively slowly. A detailed analysis of the cause of these changes can be 
found in ref.. 12,11  The departure of the experimental data from the theoretical curves 
under forward bias has been shown to be due to the response of the specimen as a 
whole to the test signal. Snell et al. 11 have made use of the equivalent circuit in 
fig.4.16, in which the capacitance and the resistance of the barrier region and bulk are 
represented by separate quantities, to show that the measured capacitance will be that 
of the barrier only whilst the barrier resistance is sufficiently high. When the forward 
bias barrier resistance falls , the measured capacitance tends to the geometric capaci-
tance of the bulk,(C2 in fig.4.16) which for the sample referred to in fig.4.14 is much 




jFig. 4.16 The equivalent circuit used to 
 2 	
analyse the capacitance and conductance 
data of the a-Si:H Schottky barrier.R1 
Barrier I Bulk 
and Cl represent the barrier resistance 
and capacitance and C2 and R2 the bulk 
capacitance and resistance. Rd 1 and Rc2 
are contact resistances. The dashed line 
 —E_= —marks the edge of the barrier region. 
Rd   Rc2 	(After ref. 11) 
R 	R2 
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4.7. The effect of elevated temperature on a-Si:]H[ 
At elevated temperatures a-Si:H undergoes three distinct structural changes 
before the onset Of melting at 1414°C 
1 	150 to 450°C. Defect annealing. 
2 	300°C to crystallisation temp. Dehydrogenation. 
3 	640 to 770°C. Crystallisation. 
The effect of these three changes on the electrical conductivity of the a-Si:H can 
be followed in fig.4.17 which shows the variation of the conductivity measured at 
60°C as a function of anneal temperature. 14 In region (I) some of the defects in the 
silicon matrix are annealed out. This has the effect of reducing the number of states in 
V 
the gap and so the overall conductivity of the material decreases. At the onset of 
region (2) (at about 350°C) weakly bound hydrogen such as interstitial hydrogen 
molecules and hydrogen in the three centre Si-H-Si bond, starts to leave the material. 15 
Above about 520°C the tightly bound hydrogen in the Si-H bond also leaves. The 
desorption of hydrogen increases the strain in the amorphous network and leaves 
behind dangling silicon bonds: the net effect is an increase in the density of gap 
states. This results in an increase in the conductivity as seen in section (2) of fig.4.17. 
The loss of hydrogen also causes a narrowing of the optical gap causing a darkening 
of the material at certain frequencies. 167 For temperatures above 640°C, region (3), 
crystallisation occurs. 18 
Crystallised a-Si melts at 1414°C, the normal melting point of crystalline silicon. 
If a-Si is heated sufficiently rapidly with, for example, a laser or an electron beam, it is 
possible to melt it without it first crystallising at the lower temperature of 897°C. 19 
Quenching molten silicon results in almost every instance in the formation of 
micro-crystalline material and not an amorphous material, as the quench rate neces- 
V.It should be appreciated that the sign of the change in the conductivity of a-Si:H with annealling depends on the type of the 
startingitilitenal; broadly speaking annealing p-type material results in an initial decrease in the conductivity whilst annealing 
n-type material results in an increase. 
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Fig.4. 17 Variation of conductivity 
of a-Si prepared by glow discharge 
measured at 60 °C versus 
annealing temperatue. For an 
explanation of the three regions 
see the text (After ref. 14) 
sary to produce the amorphous phase is unattainable by most experimental techniques. 
One exception to this is the use of pico-second laser pulses. A volume of silicon 
exposed to such a short burst of energy experiences a rapid temperature increase and, 
once the pulse is over, cools rapidly. By this method amorphous silicon has been pro-
duced on thin film micro-crystalline substrates. 20 The reluctance of silicon to solidify in 
the amorphous phase is in contrast to the other important: group of amor-
phous semi-conductors, the chalcogenide glasses. 21 The difference between the two in 
this respect is of particular relevance to memory switching as it is the reversible transi-
tion between the crystalline and amorphous phases that is responsible for the non-
volatile memory switching effect in chalcogenide devices. 
4.8. Amorphous silicon and metal mixtures. 
4.8.1. Introduction 
It will become apparent when the conduction and switching mechanisms of a-
Si:H memory devices are discussed that it is relevant to consider the properties of 
silicon:metal mixtures. The following sections give a brief survey of the properties of 
such binary mixtures. 
- 54 - 
Metal can be incorporated into an amorphous film in two distinct ways: 
it can remain in its metallic form and exist as granules embedded in the amor-
phous matrix or, 
if the mixing is more intimate it can form an alloy with the amorphous material. 
Which of these two types of mixing occurs depends largely on the preparation condi-
tions. 
4.8.2. Granular combinations of metal and a-Si 
There are in general three distinct structural regimes in granular metal:dielectric 
mixtures, as shown schematically in fig.4.18. 22  
o 
	 IS 
$iI7 Liii Metal 
o 
3 0U0 &c: 	
ii1L 3O& 
	Insulator 
Fig. 4. 18a 	 Fig. 4. 18b 
	
Fig. 4. 18c 
Metallic regime 	Dielectric regime 
	
Transition regime 
Metallic regime: the overlapping metal granules form a continuum with dielectric 
inclusions. Electrical conduction is through the metal but the overall resistivity of the 
film is higher than that of the pure metal because the dielectric scatters the electrons 
thereby reducing their mean-free path. The temperature coefficient of resistance 
(TCR) is positive as in a metal. Dielectric regime: this is the converse of the metallic 
regime where now there is a dielectric continuum with metallic inclusions. Electrical 
conduction is.by thermally activated turinèlling between the metal islands with an' 
additional contribution to the current occuring solely through 'leakage' in the dielec- 
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tric.23,24,22  The TCR is now negative. Transition regime: this is the regime in which 
the structural inversion between the metallic and dielectric regimes takes place. Electr-
ical conduction takes place by percolation of electrons along the metallic maze and by 
tunnelling between isolated metal particles. The TCR is negative. 
Overall the conductivity of the films changes smoothly from being close to a 
metallic value for the metal rich films to a value similar to that of the dielectric in the 
metal sparse compositions. 
483 Amorphous silicon : metal alloys 
In contrast to a granular metal:Si mixture an amorphous metal:Si alloy has a rea-
sonably homogenous structure. Amorphous Si:metal alloys incorporating a number of 
metal elements have been investigated. These include Fe, Ni, Mn, 26 Cr,27'' 29 and 
Au.30 Although the exact structure of these films is not certain they remain amorphous 
at least down to a scale of 3nm. Morigaki 30has proposed that in Au:Si mixtures prepared 
by electron beam evaporation the gold gives rise to a band of deep accepter states in 
the Si band gap. The variation in the room temperature conductivity and thermal 
activation energy with Au content is shown in fig.4.19. 
C 
a 
F94.19 Room temperature conductivity 
of a-Si(100-x):Au(x) films and their 
Co 	 activation energy taken at room temp. 
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4.9. Summary 
In this chapter I have introduced the background material to be used later in the 
thesis. I have described the preparation of a-Si:H by the glow discharge of silane and 
the structure of the a-Si:H films. Electrical conduction in these films has been shown to 
take place in the extended states of the valence and conduction bands, by phonon 
assisted hopping in the localised states of the gap and the valence and conduction band 
tails, and by variable range hopping in the gap states at the Fermi level. 
The metal - a-Si:H Schottky barrier has been discussed in some detail. The bar-
rier profile and width is determined by, amongst other things, the density of gap states 
of the a-Si:H. Heavily doped a-Si:H forms thinner and steeper barriers than lightly 
doped material. The differential capacitance of the a-barrier shows a frequency depen-
dence which reflects the response time of carriers to the a.c. measuring signal. Under 
forward bias the barrier capacitance increases rapidly whilst under reverse bias it 
decreases slowly. 
The effects of elevated temperature on the structure of a-Si:H have been 
reviewed. Four major processes can be identified as the temperature is increased. From 
150°C to 450°C defects in the a-Si:H are annealed, between 300°C and the crystallisa-
tion temperature dehydrogenation takes place, from 640°C to 770°C the a-Si:H crystal-
lises, finally at 1414°C the Si melts. 
The final section dealt with the properties of Si:metal mixtures. Irrespective of 
whether the Si and metal mix on an atomic scale to form an alloy or whether they 
remain aggregated in their atomic form, the properties of the material vary smoothly 
from metallic like i.e.with low positive TCR's, to semiconductor like with negative 
TCR's as the metal concentration is reduced. 
- 57 - 
References 
R. Grigorovici, "The structure of amorphous semiconductors," Electronic and 
structural properties of amorphous semiconductors, pp.  191-241, Academic Press, 
London, 1973. edited by P. G. LeComber and J. Mort 
J. Stuke, "ESR in amorphous germanium and silicon," Proceedings of the 7th 
International Conference on Amorphous and Liquid Semiconductors, pp.  406-418, 
Edinburgh, 1977. edited by W. E. Spear 
A. Madan and P. G. LeComber, "Field effect in substitutionally doped a-Si 
films," Proceedings of the 7th International Conference on Amorphous and Liquid 
Semiconductors, pp.  377-381, Edinburgh, 1977. 
A. Madan and P. G. LeComber, "Investigation of the density of localised states 
in a-Si using the field effect technique," J. of Non-Cryst. So!., vol. 20, pp. 239-
257, 1976. 
W. E. Spear, "Localised states in amorphous semiconductors," Proc of the 5th 
International Conference, pp. 1-16, Taylor and Francis, Garmisch, 1973. 
N. F. Mott, "Electrons in non-crystalline materials," Electronic and structural 
properties of amorphous semiconductors, pp.  1-54, Academic Press, London, 
1973. edited by P. G. LeComber and J. Mort 
W. E. Spear and P. G. LeComber, "Electronic properties of substitutionally 
doped amorphous Si and Ge.," Phil. Mag., vol. 33(6), pp.  935-949, 1976. 
W. E. Spear, "Doped amorphous semiconductors," Adv. in Plzys., vol. 26(6), pp. 
811-845, 1977. 
P. G. LeComber and W. E. Spear, "Electronic transport in amorphous silicon 
films," Phys. Rev. Len., vol. 25(8), pp.  509-511, Aug. 1970. 
: 
N. F. Mott and E. A. Davis, Electronic processes in non-crystalline materials, p. 
32, Claredon Press, Oxford, 1979. Second edition 
A. J. Snell, K. D. Mackenzie, P. G. LeComber, and W. E. Spear, "The 
interpretation of capacitance and conductance measurements on metal amorphous 
silicon barriers," Phil. Mag. B, vol. 40(1), pp. 1-15, 1979. 
W. E. Spear, P. G. LeComber, and A. J. Snell, "An investigation of the 
amorphous-silicon barrier and p-n junction," Phil. Mag. B, vol. 38(3), pp.  303-
317, 1978. 
S. M. Sze, Physics of semiconductor devices, Wiley, 1981. 
K. Zellama, P. Germain, S. Squelard, B. Bourdon, J. Fontenille, and R. 
Danielou, "Possible configurational model for hydrogen in amorphous Si:H. An 
exodiffusion study," Phys. Rev. B, vol. 23(12), pp.  6648-6667, June 1981. 
K. J. Matysik, C. J. Mogab, and B. G. Bagley, "Hydrogen evolution from 
plasma-deposited amorphous silicon films," J. Vac. Sci. Technol., vol. 15(2), pp. 
302-304, Apr. 1978. 
D. L. Staebler, "Laser-beam annealing of discharge-produced amorphous sili-
con," J. App!. P/zys., vol. 50(5), pp. 3648-3652, May 1979. 
K. Zellama, P. Germain, S. Squelard, J. M. Berger, F. Dechelle, J. P. Ferraton, 
A. Donnadieu, and B. Boudon, "Evolution of the optical gap during hydrogen 
exodiffusion in a-Si:H prepared by glow-discharge decomposition of silane," Solid 
State Communications, vol. 57(8), pp.  721-725, 1985. 
J. Hajto, J. Gazso, G. Zentai. and I. Kosa Somogyi, "Laser induced crystallisa-
tion of a-Si:H thin films," J. Physique Lettres, vol. 43, pp. L-97-L-102. Feb.1982. 
19: P. Baeri, G. Foti, J. M. Poate, and A. G. Cullis, "Phase transitions in amor- 
phous Si produced by rapid heating," Phys. Rev. Lett., vol. 45(25), pp.  2036- 
_ 59 - 
2039, Dec. 1980. 
P. L. Liu, R. Yen, N. Bloembergen, and R. T. Hodgson, "Picosecond laser-
induced melting and resolidification morphology on Si," App!. Phys. Lett., vol. 
34(12), pp. 864-866, June 1979. 
S. R. Ovshinsky, Phys. Rev. Lett., vol. 21, p. 1450, 1968. 
B. Abelles, Ping Sheng, M. D. Coutts, and Y. Arie, "Structural and electrical 
properties of granular metal films," Advances in Physics, vol. 24, Pp.  407-461, 
1975. 
J. Heinrichs, A. A, Kumar, and N. Kumar, "Low-field hopping conductivity in 
granular metals," J. Plzys. C: Solid State Phys., vol. 9, pp.  3249-3257, 1976. 
C. A. Neugerbauer and M. B. Webb, "Electrical conduction mechanism in 
ultrathin, evaporated metal films," J. App!. P/zys., vol. 33(1), pp.  74-82, Jan. 
1962. 
T. Shimizu, M. Kumeda, I. Watanabe, and K. Kamono, So!. State Corn., vol. 
26, p.  445, 1978. 
T. Shimizu, M. Kumeda, I. Watanabe, and I. Noumi, J. Non-Crys. So!., vol. 
35-36, p.  645, 1980. 
A. Mobius, H. Vinzelberg, C. Gladun, A. Heinrich, D. Elefant, and J. 
Schumann, "The metal-semiconductor transition in amorphous Si-Cr films: part 
II," J. Phys. C: Solid State Pizys., vol. 18, pp.  3337-3355, 1985. 
A. Mobius, H. Vinzelberg, R. Muller, G. Zies, A. Heinrich, D. Elefant, and J. 
Schumann, "The metal-semiconductor transition in amorphous Si-Cr films: part 
I," J. Phys. C: Solid State Phvs., vol. 16, pp.  6491-6498, 1983. 
R. K. Waits, "Silicide resistors for integrated circuits," Proc. IEEE, vol. 59(10), 
pp. 1425-1429, Oct. 1971. 
30. K. Morigaki, "Metal-insulator transition in amorphous semiconductors," Philos. 
Mag. B, vol. 42(6), pp.  979-1001, Dec. 1980. 
- 61 - 
W ~Ml 
Expfimenta methods 
5 	Sample preparation 
5.1 Packaging of samples 
5.2 D.C. electrical measurements 
5.3 Transient electrical measurements 
5.4 Capacitance and conductance measurements 
5.5 Resistance measurements below 77K 
5.6 Cryogenic measurements 
- 62 - 
5. Sample Preparation 
Fig-s 5.1 and 5.2 show the two generic groups of devices described throughout 
this thesis. The device of fig.5.1 has a pore structure: the active area of the device is 
circular and is defined by the electrically insulating layer of photoresist. The layer of 
a-Si:H has metal contacts at top and bottom. The top contact is connected to a probe 
pad, the bottom contact to a metal track that runs the length of the sample to probe 
pads at either end. The device of fig.5.2 differs fundamentally from that of 5.1 in that 
the contacts to the a-Si:H layer are made of Si rather than metal. The bottom contact 
is the crystalline Si substrate which is doped to a high conductivity. The top contact is 
the microcrystalline layer of Si. The latter is prepared by the glow discharge of silane 
in the same reactor as the a-Si:H layer and so can be grown continuously with the a-
Si:H layer. It too is doped heavily to ensure it provides a low resistance contact. A 
layer of metal is used to overlay the microcrystalline silicon but only away from the 
active area of the device i.e. away from the pore. 
All the samples, both those shown in fig.5.1 and 5.2, were prepared on substrates 
measuring 2 X 4.5cm in eight rows of ten devices. The thickness of the a-Si:H layers 
of the two types of devices ranges from SOnm to 1pm. Homogenous layers of p 4 and 
n type a-Si:H, and heterogeneous layers with a p-n-i configuration have been used. 
A variety of metals have been used as the contact material namely Cr, NiCr, Al, Fe 
and Au. Tables 5.1 and 5.2 give a brief processing schedule for both types of device. 
The word 'pattern' in these tables implies the use of normal photolithographic tech-
niques in conjunction with either a wet or plasma etch. Most samples were prepared at 
the University of Dundee. R.F. glow discharge of silane was used to prepare the a-
Si:H and microcrystalline silicon. 
Metal track 
Substrate is crystalline silicon 
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Pore structure: normal configuration. 
:::::: 	
pore diameter > 
a - Si: H  
Bottom 
 
Glass 	 Fig.5. la Cross-sectionalview of a normal memory 
device showing the 'pore' structure. 
Fig.5. lb Plan view of the 
normal 'pore' structure 
(Not to scale) 
Pore structure : silicon contact configuration, 
micro-X' icro-X'l Si 	 pore diameter 	
Top contact 
Thermal Metal track SO 
Crystalline silicon substrate 
Fig. 5.2a Cross-sectional view of the silicon contact device. 
Fig.5.2b Plan view 





does not cover (Not to scale) 
the pore) 
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NORMAL PORE DEVECES 
Substrate Corning 7059 glass 
1 
Deposit bottom metal contact by 
evaporation or sputtering 
2 Pattern metal 
3 Deposit a-Si:H by glow discharge 
4 Pattern a-Si:H 
5 Spin on photoresist 
6 
Pattern resist then hard bake 
at 120C for 20mm 
7 Deposit top metal 
8 Pattern top metal 
9 M Deposit Al for bond pads 1 0 Pattern Al 
Table 5.1 The processing schedule for 
normal pore structures as shown in 
fig. 5.la 
Si contact pore devices 
Substrate p-type crystalline silicon with 
an n-type surface implant 
1 Grow thermal oxide 
2 Pattern oxide 
3 
Deposit a-Si:H and mico X'I Si 
in a single process 
4 Pattern a-Si:H & micro Xl Si 
5 Deposit top metal 
6 Pattern top metal 
Table 5.2 The processing schedule for the 
Si contact devices as shown in fig.5. lb. 
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5.2. Packaging of samples 
In a number of instances it was necessary to mount the devices in chip carriers. 
This involved dicing the substrate in to groups of 9 devices with a diamond scribe or 
saw, glueing the sample piece toa 24 pin DIL ceramic package and then wire-bonding 
to the Al bond pads on the devices. 
5.2. D.0 electrical measurements 
All d.c measurements were made using a Hewlett Packard Semiconductor Param-
eter Analyser (4145A). This machine had an operating range of lOpA to lOmA and 
lOmV to 20V with a measurement accuracy of at least ± 1% over most of this range. 
5.3. Transient electrical measurements 
Fig.5.3 shows a schematic representation of the apparatus used to investigate the 
initial electro-forming process and the subsequent switching characteristics of the dev-
ices. This delivered to the device voltage pulses of either polarity with durations rang-
ing from iOns to a few ms and amplitudes from iOmV to 100V. The device current 
and voltage during the switching and forming operations were monitored with the 
oscilloscope (Hewlett Packard Digitising 10MHz). The d.c resistance of the devices 
could be measured using the digital voltmeter (Keithley 610C); this was done at a fixed 
voltage of 0.5V. The use of the computer allowed a degree of automation in the test-
ing of the device's switching performance and also offered an easy means of accumulat-
ing and recording data on the devices. For both forming and switching operations a 
current limiting resistor was placed in series with the device; typically 1kfI for forming 
and lOOfl for switching. 
5.4. Capacitance and conductance measurements 












Fig.5.3 The experimental set up used to form and switch 
the devices. The BBC -micro. was used to select the polarity 
of the voltage pulses. 
formed using two Hewlett Packard LCZ (4276A & 4277A) meters which between 
them covered a frequency range from 100Hz to 1MHz. Both machines provided a d.c 
bias of ± by. A low capacitance probe station was used to make connection to the 
devices. 
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5.5. Resistance measurements below 77K 
The electrical measurements at temperatures near 4.2K were made under constant 
current modulation conditions using a phase sensitive detector to enhance the meas-
urement sensitivity. Fig.5.3 shows the arrangement used. The voltage applied across 
the sample comprised two parts; (1) a d.c bias provided by the parameter analyser and, 
(2) a sinusoidal voltage from the oscillator. The a.c. voltage across the sample, i.e. as 
measured between point A and earth, is proportional to the dynamic resistance, dV/dI, 
of the sample. This a.c. signal is selectively amplified by the phase sensitive detector 
and the output sent to the parameter analyser where the dynamic resistance is plotted 
against the d.c. bias across the sample. 
5.6. Cryogenic measurements 
5.6.1. To liquid nitrogen temperatures 
An Oxford Instruments liquid nitrogen cryostat and digital temperature controller 
were used to make measurement from 450K to 77.4K. The samples were packaged in 
24 pin chip carriers and then mounted in a plastic socket at the end of the sample rod. 
Electrical connections to all 9 devices were possible. 
5.6.2. To liquid helium temperatures. 
The arrangement for the liquid helium cryostat was rather more involved and is 
shown in fig.5.5. Helium was pumped out of the Dewar, along the inner part of the 
transfer tube (solid dark line in fig.5.5) and into the sample chamber of the cryostat. 
From here it passed back out of the cryostat along the outer part of the transfer tube to 
be vented to the air. The rate of flow of helium was controllable by a needle valve at 
the bottom of the transfer tube and a second valve mounted in a separate box. The 
samples were packaged and mounted on the sample rod in the same way as with the 
liquid nitrogen cryostat. 
I DC part & display  














Appled d.c. bias 
Cryostat 
Fig.5.4a The system used to measure the dynamic resistance (dV/dl) 
of samples at low temperatures. 
Cn 	Volts CL Q 
Low R 
Current 
Constant a.c. modulation 
Fig.5.4b A schematic representation of the 













12 	 Flow rate RI 	controller 
Vent 
Cryostat 	\J 	 Liquid 
Heater and 	helium 
temperature 
sensor 
Fig.5.5 Schematic representation of the liquid Helium cryostat showing 
the circulating system. 
WE 
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6. Introduction 
The newly prepared a-Si:H memory devices require an initial electro-forming 
stage before they show switching behaviour; this was discussed earlier in chapter 3. 
Prior to forming the devices are refered to as 'pre-formed' and after forming they are 
refered to simply as 'formed'. In this chapter I describe the results of investigations 
into the electrical properties of the pre-formed and formed states of the device and also 
the forming process. All the results were obtained using devices with a single layer of 
p+ a-Si:H with the 'normal' pore structures as illustrated in fig.5.1a of §5.0 i.e. the a-
Si:H layer had metal contacts both top and bottom. A range of pore areas and a-Si:H 
layer thicknesses were used. The aim of this series of experiments was to establish a 
picture of the electronic processes occurring in the device to give some insight into the 
subsequent forming and switching processes. 
6.1. Static current-voltage characteristics 
The conductivity of the unformed p samples ( prepared with a B 2!-! 6 impurity 
concentration 104vppm) was found to vary widely from one sample batch to the next. 
Fig.6.1 shows IN characteristics of two Cr-p+-Cr devices with lOj.m diameter pores. 
Although the structure of these two devices is nominally very similar the conduc-
tances are obviously quite different. Despite this variation in the conductances the I-
V characteristics showed many common features. As expected for a nominally svm-
metrical structure the curves were roughly symmetrical about zero volts. Often the 
current showed a near Ohmic dependence on the voltage from 0 to 0.1V followed by 
a non-linear dependence, where it is common to find I=Vwith 1<n<2.5. Beyond 
about 2V the current increases even more rapidly until irreversible breakdown occurs 
at 3-4V. 
The resistance of all samples at low biases was considerably higher than that 
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expected for the layer of a-Si:H alone i.e. the resistance was higher than if the resis-
tance of the device was determined entirely by the resistance of the bulk a-Si:H. To 
highlight this the hatched area of fig.6.1 shows the current-voltage relationship 
expected for the a-Si:H layer of the pore if its resistance is calculated simply using 
R = pd/A where p is its resistivity which should lie between 10 2CIcm and 10 3fLcm , 
d its thickness and A its area. The large discrepancy between the measured and the 
'expected' current levels strongly suggests the contacts between the a-Si:H and the 














- 2 	 - 1 Log Voltage 	0 
Fig. 6.1 i-V characteristics of Cr - p+ - Cr samples from two 
similar samples. The pore diameters are 10dm, both amples 1 
are doped to a conductivity of between 10 and 10 	((2cm) 
Sample 1 has a thickness of lBOnm and sample 2 a thickness 
of 120nm. The hatched area represents the expected current 
in these devices assuming low resistance contacts between 
the electrodes and the a-Si:H and an a-Si:H conductivity of 
between 10 2and 10 
6.2. Thickness dependence of conductance 
In fig.6.2 is shown the device current against the average field strength across the 
device, defined by ( applied bias) I( a-Si:H thickness), for three sample thickness.s. 
These samples were prepared by thinning the a-Si:H layer of a single batch of sarnies 
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using a Vacutec plasma etcher. Although the range of thicknesses is rather small it 
appears from the lack of superposition of the three curves that the device resistance at 
this bias does not scale linearly with device thickness. This again suggests that at these 












Fig. 6.2 Current vs. average field strength 
across the a-Si:H for a Cr - p+ - NiCr 
sample that had been progressively thinned 
by plasma etching. The average thicknesses 
of the p+ layers are: Curve 1 779nm. 
curve 2 714nm, curve 3 303nm. 
 
Field Strength V/p.m 
 
6.3. Current vs. voltage and temperature from 200K to 370K 
Fig. 6.3 shows the averaged LogI vs. 1000/T data from six samples all from the 
same sample piece, the error bars indicating the standard deviation on each point. The 
thermal activation energies have been calculated in the normal way. For comparison, 
the room temperature activation energy of p' a-Si:H prepared with the same gaseous 
impurity ratio, NB? ,/NS4 , of 10 but measured in a gap cell is known from previous 
work1 to be around 0.2eV. It is clear, therefore, that whilst gap cell measurements 
may give an activation energy of about 0.2eV, measurements on the sandwich stnic-
tures, using notionally similar material, give a range of room temperature activation 
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2.5 	3.0 	3.5 	4.0 	4.5 	5.0 
1/Temperature (10 - K - 1) 
Fig.6.3 Log.! vs. 1000IT for Cr - p+ - Cr samples in the unformed state. 
The pore diameter was 10pm and the a-Si.H film thickness 80nm. The 
biases at which the data has been taken and the activation energy in eV 
at various points of the curie are marked. The dashed curve corresponds 
to the expected behaviour of a piece of p# a-Si:H with a room temperature 
resistance of lkQ and a thermal activation energy of 0.2eV. 
6.4. Discussion of the d.c. characteristics 
The three pieces of evidence described in sections 6.1,6.2,6.3 all suggest that 
the current in the p± devices is limited not by the resistance of the a-Si:H itself but by 
the resistance of the contacts to the metal electrodes. There seems to be two possible 
explanations for this; (1) the Schottky contacts at the metal to a-Si:H interface are 
blocking the current or, (2) an insulating layer of oxidised silicon or metal is present at 
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a contact. 
The Schottky contact formed between a-Si:H and metals was discussed in §4.6. 
2,3 In the Cr-p+-Cr device we expect to find Schottky barriers at both a-Si:H to 
metal interfaces, both nominally identical to each other and arranged back to back. 
Fig.6.4a shows the expected band diagram, with the Fermi level of the p+ a-Si:H 
taken as being 1.25eV below e.  The barrier profiles have been calculated using the 
method described by Spear et al. 2  making use of the same density of states curve for 
the a-Si:H and taking the work function of the electrode metal to be 4.5eV for Cr. 





€s 0. eTV ~ A 	 v rQ 000 0 00 	00 00 00 
Tail states 
Fig.6.4a The expected band diagram for a metal - p# - metal device with a 
pi- layer thickness of lOOnm and the p#  a-Si:H doped to give € c - € 1 1.25eV. 
The Je/ø value for the metal has been taken to be 1eV, equivalent to Cr. 
See text for further details. 
Reverse 	 Fig. 6.4b A sketch of the 
biased metal - p+ - metal device 
Forward under a bias of V volts 
biased 	
forward biased barriers. 
showing the reverse and 
V 
€frn 
It appears from this that the barrier regions are about lOnm in extent. Under an 
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applied bias one barrier will be forward biased and the other reverse and the band 
diagram will look more like that sketched in fig.6.4b. Of the two barriers the one 
reversed biased presents the greatest impedance to the flow of the majority carriers, 
the holes. Although it is difficult to calculate the resistance of the reverse biased barrier 
it seems probable that it could impede the current sufficiently to account for the overall 
resistance of the samples. 
As the field strength across the reverse biased barrier is increased from zero the 
current flowing across it will increase, at first gradually, and then as breakdown is 
reached, much more rapidly. This increase in the current can be related to the conduc-
tion mechanisms across the barrier. As shown in fig.6.5, carriers can cross the barrier 
by three mechanisms: thermionic emission, .field enhanced thermionic emission and 
field emission. 





Fig. 6.5 The three processes by which 
carriers (in this case electrons) can 
cross the potential barrier at a metal 
to semiconductor interface. 
At the lowest biases carriers cross the barrier by thermionic emission. With increasing 
field strength the barrier becomes narrower and they start to tunnel through the barrier 
at an energy above the Fermi level: this is field assisted thermionic emission. At still higher 
field strengths the barrier is even narrower and they tunnel through the barrier at the Fermi 
level: this is field emission. 
Some idea of the voltage ranges over which these processes take place can be 
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Doping concentration N (cm3) 
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le IVB =€ + e IVR where e, is defined in fig.6.4a and is equal to 0.6eV, and V. is the 
applied reverse bias. Heavily doped p-type a-Si:H prepared from a gaseous mixture 
with a diborane to silane ratio of 10-2  is expected to have a dopant density of 
1018-1019cm . Fig.6.6 suggests, therefore, that at low biases i.e. V R 0 (and thus 
IeIV8 0.6eV) conduction is likely to be by thermionic field emission. By about 
VR =1V (i.e. IeIVB  =1.6eV) field emission will start to come into play and by 
VR =2V (i.e. le IVB =2.6eV) conduction will be entirely by field emission. Breakdown 
in the reverse biased junction occurs once field emission has set in, thus we can expect 
this to happen at a voltage in excess of about 2V. 
Fig. 6.6 Theoretical predictions 
of the predominant conduction 
mechanism across a reverse 
biased semiconductor to metal 
contact as a function of band 
bending Vb (eV) and the doping 
level of the semi-conductor. 
(After ref. 3.) 
The other possible explanation of the high resistance of the samples is an oxide 
layer. It is well known that crystalline Si forms an oxide layer of about 2nm when left 
in air at room temperature. The presence of hydrogen in a-Si:H, however, greatly 
reduces surface oxidation. Oxidation of the metals used for the contacts, particularly 
the bottom contact, might be taking place. Conduction through these oxide layers. as 
they are probably rather thin (<5nm), is likely to be by tunnelling. 
To Summarise , it appears that the resistance of the reverse biased Schottky bar-
tier might account for the observed resistance of the samples. As the bias is increased 
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from zero volts this barrier becomes increasingly conductive and the overall device 
resistance falls. The indications are that by 1.5V to 3V the barrier will have broken 
down. The current may then be controlled by the resistance of the bulk a-Si:H. If an 
oxide layer is present this will add to the overall resistance and as part of the applied 
voltage will fall across this insulating layer the field strength at the reverse bias barrier 
for a given applied voltage will be reduced which may cause the device to breakdown 
at a higher voltage. 
Turning now to the I-V-T results: how can the thermal activation energies 
obtained from fig.6.3 be accounted for in terms of the band diagram of fig.6.4a and b? 
If conduction at biases below the breakdown voltage is limited by transport across the 
reverse biased junction then the thermal activation energy measured under these condi- 
tions of bias should reflect the predominant conduction mechanism across this junc-
tion. The data for low biases, found in quadrants D and C of fig.6.3, indicates that at 
temperatures between 310K and 200K the thermal activation energy is close to 0.1eV. 
This is less than the predicted barrier height of around 0.6eV shown in fig.6.4a and 
suggests, therefore, that at these biases holes are not thermallising over the top of the 
potential barrier but are undergoing field enhanced thermionic emission at an energy 
level 0.1eV above the metal's Fermi level. Above 310K, and presumably as more ther-
mal energy becomes available, the activation energy increases (quadrant D) indicating 
that holes are penetrating the barrier at higher energies. 
V 
 At biases in excess of about 
2V the reverse bias junction is expected to have broken down and the device current to 
be limited by the bulk resistance of the a-Si:H; indeed in quadrant B an activation 
energy of 0.2eV is measured. Furthermore the current level in the device is now very 
close to that expected for the a-Si:H layer with low resistance contacts as shown by the 
dotted line marked on fig.6.3. The levelling off of the curves in quadrant A is due to 
the onset of the limiting effect of the track resistance which is typically 800fl. To conclude, 
the I-V-T data appears to be in broad agreement with the suggestion that conduction is 
contact limited until the reverse bias junction has broken down. 
V.It has been pointedout since writting this thesis that the upturn in the activation energies seen in quadrant D may reflect the 
increase in the activation energy of the bulk a-Si:H which is commonly observed at temperatures of around 350K. 
IM 
the I-V-T data appears to be in broad agreement with the suggestion that conduction is 
contact limited until the reverse bias junction has broken down. 
6.5. Capacitance and conductance vs. frequency and voltage 
Two sets of measurements have been made on the p samples: capacitance (C) 
and conductance (G) as a function of frequency (f) from 100Hz to 1MHz, and capaci-
tance as a function of applied bias at a fixed frequency of 1kHz. These measurements 
were made on large area devices with a pore diameter of 325p.m using an a.c. signal 
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Fig. 6.7 Capacitance and conductance vs. frequency for a Cr - p+ - Cr 
sample. The pore diameter is 325gm and the a-Si:H film thickness 
90nm. The measurements were made at zero applied d.c. bias and at 
room temperature. 
The capacitance shows a gradual decrease as the measurement frequency is increased 
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from 100Hz to 10kHz then proceeds to decrease rapidly. The conductance was too 
small to measure on our equipment at frequencies below 10 4Hz. Above this frequency, 
however, it increases steeply, as shown in fig.6.7. The second set of data, C versus 
applied bias, is shown in fig.6.8. As can be seen the capacitance shows a minimum 
centred at and symmetrical about zero volts. Two maxima appear at ±1.5V after 












Fig.6.8 Capacitance vs. applied 
bias for a Cr - p+ - Cr sample. 
The a-Si:H thickness is 70-90nm 
and the pore diameter 32Own. 
The measurement frequency 
was 1kHz and the modulation 
20m V 
 
-4 	-2 4 Applied Bias (Volts) 
 
6.6. Discussion of capacitance and conductance measurements 
6.6.1. Capacitance with zero applied bias 
To interpret the data in these graphs and so relate these measurements to the ph'-
sical properties of the device we need to recognise that the overall response of the dev-
ice to an a.c. signal' depends on both the frequency dependent properties of the a-Si:H 
and of the device as a whole i.e. a-Si:H plus the two contacts (this follows the 
methods used in §4.6.5 and by Snell et al. 3 to explain the capacitance measurements 
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on Schottky barriers). To do this it is useful to make use of an equivalent circuit for 
the device; this is shown in fig.6.9. The outer two sections represent the two barrier 
regions whose capacitances and resistances are denoted Cl and C3 and Ri and R3 
respectively. The mid-section corresponds to the bulk a-Si:H between the barrier 









Fig.6.9 The equivalent circuit 
used to describe a metal - a-Si 
Ri -metal device. 
R3 
The capacitance and conductance of this circuit measured between terminals Al and 
A2 can be deduced algebraically and it is found, not surprisingly, that both quantities 
depend explicitly on the values of every component in the circuit and on the frequency 
at which the measurement is made (see for example Grant & Phillips), 4 i.e. 
C= C(Cl ,C2,C3,Rl,R2,R3,f) 
G= G(Cl ,C2,C3,Rl ,R2,R3,f) 
When the magnitudes of the six R and C components appropriate to the p d.-v-
ices are considered along with the frequency this complicated relationship becomes 
simpler and much more useful. The geometric capacitance of the bulk material situated 
between the two barriers, C2, can be found using C =e€0A/d where A is the device 
area, d is the width of the a-Si:H outside the depletion regions and E, the relative per-
mittivity of silicon, is 11. For the devices used for these measurements C2 was about 
65pF. R2 is the resistance of the bulk a-Si:H between the barriers and is equal to 
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(d/aA) where a is the room temperature conductivity of the a-Si:H and d and A have 
the same values as before. The values of Ri and R3 are not known precisely although 
at zero-bias one can assume: (i) Ri and R3 are roughly equal (neither is 
forward or reverse biased), (ii) that both are much larger than R2 and , (iii) that Ri 
and R3 are each equal to half the zero-bias d.c resistance, i.e. 
R1=R3=.(R I=o)>>R2. The capacitances Ci and C3 should also be roughly equal 
to each other at zero-bias and comparing previous data for a-Si:H barrier capacitances 
it is expected they will be much larger than C2, i.e. C1=C3>>C2. Accounting 
for all these assumptions the analysis of the circuit reveals that at zero-bias and at fre-
quencies below 104Hz the measured capacitance is dominated by the two barrier capa-
citances Ci and 0 i.e. C =C (C 1,C3), and because they are in series the measured 
value is half that of either Ci or. C3. At frequencies above 10 4Hz the measured capa-
citance tends to the geometric capacitance, C2. - 
From fig.6.7 the measured capacitance per cm  at 100Hz is 780nF/cm 2 so the 
actual barrier capacitances will be twice this i.e. 1.6F/cm 2 . Using the simplified 
representation of the barriers as flat plate capacitors the barrier width can be estimated 
from the equation C = 0€A/d to be around 4nm. As the frequency is increased the 
capacitance decreases first gradually up to 104  Hz and then much more rapidly. The 
gradual decline reflects the frequency dependence of the carriers' response to the a.c. 
signal, a process that has been outlined in §4.6.4. The more dramatic fall for frequen-
cies above lO4Hz reflects the overall response of the specimen as the measured capaci-
tance tends to that of the geometric capacitance which can be calculated to be about 
65pF. 
6.6.2. Capacitance and conductance with applied bias 
The form of this curve can be explained in the following way. When a bias of 
either polarity is applied to the device one barrier is forward biased and the other 
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reverse. The capacitance of the forward biased junction increases rapidly with increas-
ing bias (see §4.6.5 ) but at the same time its resistance decreases rapidly. This resis-
tance drop has the effect of 'shorting' out the barrier capacitance such that it no 
longer contributes to the measured capacitance. The capacitance of the reverse biased 
junction decreases slowly with increasing bias and its resistance, whilst two or three 
orders of magnitude higher than that of the forward biased junction, also decreases. 
With the forward biased barrier resistance now low the capacitance of the reverse 
biased barrier dominates the overall device capacitance. As a result the measured 
capacitance increases as seen in fig.6.8 for biases up to ± 1.5V to 2V. Beyond these 
voltages the measured capacitance starts to decrease. This can be related to the reis-
tance of the reverse biased junction which at these voltage levels is expected to fall 
quite quickly as breakdown approaches. The capacitance of the reverse biased barrier 
will contribute less and less to the measured capacitance and the overall device capaci-
tance will fall, eventually reaching the geometric capacitance. 
To summarise the capacitance measurements, it appears that the observed C and 
G vs frequency and bias data of the unformed p device can readily be explained in 
terms of the equivalent circuit in fig.6.9 if account is taken of the changing values of 
the barrier resistances and capacitances as the applied bias is changed. The barrier 
capacitance for devices made with p  a-Si:H with a doping of iO vppm has been found 
to be 1.6i.F/cm 2and there are indications from the C-V measurements that the onset 
of reverse biased breakdown is around 2V. 
6.7. Summary of results from unformed samples 
The results from both d.c. and a.c. measurements on the unformed Cr-p -Cr 
devices have been presented and discussed, and a picture of the electrical make up of 
the device has been established. The main conclusions are: 
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For biases up to 2-3V conduction in the device is contact limited. 
The high resistance of the contact appears to be accounted for in terms of a 
Schottky type potential barrier which, under reverse bias, is blocking to the hole 
current. Calculations of the zero bias barrier width using the method of Spear et 
al. 2  put it at lOnm whilst experimental observations coupled with an 
anproximate calculation put it at less than this, perhaps perhaps around 4nm. 
Up to 4V the activation energy of the device appears to be that of conduction 
across the reverse biased barrier and is found to be 0.1eV. This probably indi-
cates holes are crossing the barrier by field assisted thermionic emission at 0.1eV 
above the Fermi level of the metal. 
The reverse biased barrier appears to break down at 2-3V; once this has hap-
pened the current seems to be limited by the bulk resistance of the a-Si:H. 
6.8. Forming 
The forming circuit, described in §5.3, was used to apply a voltage pulse across 
the devices. The pulse, and the associated device current, were monitored on a double 
trace oscilloscope. As mentioned in §3.2, it is possible, using a string of pulses, to gra-
dually reduce the resistance of p  devices from their virgin resistance of about 10-0- to 
around 1060;  this has become known a 'soft forming'. 5 ( This behaviour contrasts 
with the forming of p-n-i devices which, with a single pulse, show a discontinuous 
drop in resistance to a lower value of 10 4 -103fl.) With most of the p  samples this 
gradual forming step was achieved using less than five pulses of 10-15V height and 
100ns-1jis duration. It was found that applying positive voltages to the top contact of 
the device gave the most successful subsequent switching, although devices formed with 
the opposite polarity were also found to work. Once the p devices had undergone 
EM 
this initial modification they were switched using pulses of around 2-4V. A set of I-V 
characteristics for a p device in its pre-formed and post-formed states is shown in 
fig.6.10; the details of the switching are discussed in the next section. If a slightly 
larger or longer pulse than that required to perform the soft forming was used the p 
devices formed to a low resistance state of between 104-101  fl. In this respect their 








Fig.6. 10 A set of I-V characteristics for 
a Cr - p+ -Cr sample showing it in the pre-
formed state and a number of subsequent 
memory states. 
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Forming of p devices created a filament similar in outward appearances to that 
produced in the p-n-i devices, 6 namely it showed up as a dark spot around the centre 
of the pore area with a diameter of about 0.5m when viewed in transmission with a 
light microscope. Some devices also showed a spot of surface damage on the top elec-
trode directly above, or close to, the filament. It is unclear at this stage whether the 
filament is created by the initial soft forming process or by the subsequent switching. 
tacts 
6.9. Discussion of forming 
From the I-V characteristics of fig.6.10, it's clear that the formed state is at least 
two orders of magnitude more conductive than the unformed state. It was established 
in the previous chapter that, at biases below 2-3V, the current in the unformed dev-
ice is limited by the resistance of the Schottky barriers. In the formed state it seems 
reasonable to conclude that the Schottky barriers have, in some way, been modified 
and become more conductive. The measurements made with thermochromatic liquid 
crystals on formed p-n-i devices, 6 revealed that in these samples the device current was 
concentrated along the filament. Although these measurements have not been repeated 
for p devices, there are no obvious reasons why, as a similar filament appears to be 
formed, that the same should not hold true in this instance. The modification of the 
Schottky barriers may, therefore, amount to their penetration by the conductive fila-
ment. A schematic representation of this situation is shown in fig.6.11. 
Filament 
Fig.6. 11 A schematic representation of the formed a-Si:H device showing the 
penetration of the two Schottky barrier regions by the filament and the spreading 
of the current into the a-Si:H layer, as indicated by the arrows. 
As will be seen in the next section the I-V characteristics of the formed samples are 
symmetrical about zero volts, it appears probable, therefore, that both Schottky barriers 
have been penetrated by a filament. 
6.10. Switching and current-voltage characteristics 
Once the forming stage had been completed the subsequent switching was 
achieved using voltage pulses of ±24V with a minimum duration of iOns. It was 
MIM 
found that the devices switched most readily if the Write (Off to On) pulse polarity 
was the same as the forming pulse. The Erase (On to Off) was of the opposite polarity. 
Fig.6.10 shows a set of I - V characteristics in which the unformed device has been 
formed with the positive voltage applied to the top contact, and then switched with a 
further pulse to a range of resistance states. The intermediate states were obtained by 
using voltage pulses that were a few hundreds of millivolts less than those required to 
make a direct transition between an Off and On state. 
6.11. Discussion of switching 
An interesting feature of the curves in fig.6.10 is that at higher voltages they 
appear to converge to a single point at a voltage virtually identical to the switching vol-
tage. This implies that , although at a low voltage of say 0.5V there may be three ord-
ers of magnitude difference between an On and Off state resistance, at the voltage used 
to switch the device there is little difference. At this voltage the resistance of the sam-
ple is around 3kfl. This observation is important when considering the power dissipa-
tion in the device during a switching pulse. As the IN characteristics of fig.6.10 are 
symmetric about zero volts it implies there is little difference between the power 
dissipated in Erasing and Writing the device. (The energy dissipation during switching 
is dealt with in more detail in Chapter 9.) 
6.12. Capacitance and conductance vs. frequency for different memory states 
Using p pore devices with a diameter of 50i.m, it was possible to measure the 
device capacitance as a function of memory state resistance. The results, shown in 
fig.6.12, demonstrate a Continuous decrease in the device capacitance with decreasing 
memory state resistance and also with increasing frequency. The frequency dependence 
of the capacitances appears to be of the same order in the unformed and formed dev-
ices. The dependence of the device conductance on frequency for different memory 
states is shown in fig.6.13. Included is a curve for the conductance of the virgin device 
Fig. 6.12 Capacitance versus 
frequency for the pre-formed 
device ( 0) and different 
memory states of a pi- 
device with a 50micron 
diameter pore. The room-
temp. resistance of the 
memory states measured 
at 0.5V is: 
(o) 2.2kOhm, (+) 5kOhm, 
() 1 lkOhm, (0)  2OkOhm,. 
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as a function of frequency. As can be seen the conductance increases, at all frequen-
cies, in moving from .high resistance Off states to low resistance On states. It also 
increases with increasing frequency, this increase being much more dramatic in the Off 
states than the On states. 
6.13. Discussion of the capacitance and conductance data 
It was established in §6.6 that the C and G versus frequency dependence of :he 


















Fig. 6.13 Conductance versus 
frequency for a Cr - p+ - Cr 
device with a pore diameter 
of 50um in a range of memory 
states. Also shown is the 
conductance of the unformed 
device as indicated by the 0 
The individual curves are 
refered to in the text. 
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formed state this circuit needs to be modified to account for the presence of the fila-
ment. It was suggested in the previous section that the filament extends at least as far 
as to penetrate the two barrier regions, as shown by the black filled areas of fig.6.11. 
In doing so the filament provides a current path from the metal electrodes to the bulk 
a-Si:H, as shown by the arrows. In the equivalent circuit of fig.6.9 the resistors Ri and 
R3 represent the overall resistance across the barrier capacitances Cl and C3. In the 
virgin device this was the contact resistance but in the formed device Ri and R3 must 
now account for both the contact resistance and the contribution of the filament. As 
the filament resistance is less than the contact resistance and is effectively in parallel 
with it the values of RI and R3 will be reduced. If they are reduced to a sufficient 
extent the measured value of the capacitance will fall because, as was pointed out in 
§6.6.1 previously, the measured capacitance is a function of Ri and R3. In fact the 
lower the values of Ri and R3 the lower the measured capacitance values will be. 
Overall, if with decreasing device resistance the resistance of the filament material 
shown in fig.6.9 also decreases, the measured capacitance will decrease as is seen in the 
data of fig.6.12. Although this line of argument offers a qualitative explanation of the 
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results, difficulties in modelling the device quantitatively have meant that it has not yet 
been established whether the presence of the filament alone can account for the size of 
the changes in the capacitance observed. If it is found that this explanation is incorrect 
then the most obvious alternative would seem to be that changes outwith the filament 
are resulting in a modification of the barrier profile, and therefore its capacitance. In 
these modified areas the barrier profile would, broadly speaking, be expected to be at 
its narrowest and therefore with its highest capacitance when the device was in the Off 
state. The mechanism by which this sort of change might occur is uncertain; it could 
conceivably be either an electronic or structural effect. 
The conductance of the device, again as shown in §6.6.1, is a function of fre-
quency and the various resistive and capacitive elements of the device. The data of 
fig.6.13 shows that the conductance of the most conductive samples (curves 1,2 and 3) 
is relatively frequency independent and matches quite closely the d.c. value of the 
conductance. This reflects the fact that the device conductance in these memory states 
is dominated by the resistive elements whilst the capacitative elements (the ones that 
introduce the frequency dependence) are not noticeably affecting the measured value. 
Curves 4 and 5 for more resistive memory states, however, show a much greater fre-
quency dependence. Broadly speaking this reflects the diminished contribution of the 
resistive elements and the enhanced contribution of the capacitative elements. To 
account for the form of the data in fig.6.13 in a quantative way requires a description 
of the effect of the filament on the equivalent circuit of fig.6.9, i.e. one would follow 
similar arguments to those outlined in the previous paragraph in the discussion of the 
capacitance. If this is done the same conclusions are arrived at as in the previous para-
graph, namely that if the filament material acts to provide a conductive path across the 
barrier regions and, that during the switching the resistance of this filament material 
scales with the device resistance, then qualitatively we expect curves similar to those 
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shown in fig.6.13. As in the case of the capacitance, however, difficulties in adequately 
accounting for the filament in an equivalent circuit have prevented quantitative predic-
tions to be made and so a degree of uncertainty in the interpretation of these results 
remains. 
6.14. Summary of observations of forming and the post-formed state 
The forming process and the electrical characteristics of the formed state of Cr-
p-Cr devices have been described. These samples can be 'soft' formed to a resistance 
of about 106fl using pulses of 10V to 15V with a duration of lOOns to 1ps. Using 
slightly higher forming pulses the device forms to a lower resistance of iO—iO(. A 
filament is formed which appears in a light transmission microscope as a dark spot and 
sometimes has associated with it a region of damage at the surface of the top contact. 
It has been suggested that at the very least the filament penetrates both the Schottky 
barriers at the metal to a-Si:H interfaces i.e. a distance of at least 4nm at each barrier. 
Switching the formed devices has been achieved with pulses of 2V to 4V with a 
minimum duration of iOns. The switching is polarity dependent with the Write pulses 
(Off to On) being of the same polarity as the forming pulse and the Erase pulses (On 
to Off) of the opposite polarity. The devices can be switched to a continuum of states 
whose resistances, measured at 0.5V, can range from lkfl to 1M11 and whose I-V 
charactèristics are symmetrical about OV to within a factor two. An interesting feature 
of the I-V characteristics of different memory states is that they tend to converge at 
voltages of 2V to 3V i.e. at these voltages the resistance of all memory states is roughly 
equal. 
The zero bias capacitance and conductance of devices with a pore diameter of 
50m has been found to be dependent on the resistance of the memory state. The 
capacitance decreases with decreasing memory resistance and increasing frequency 
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whilst the conductance increases with frequency. A complete explanation of the capaci-
tance and conductance data has not yet been found although a qualitative explanation 
relating these observations to the changing resistance of the filament has been pro-
posed. 
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At temperatures close to the normal boiling point of helium i.e. 4.2K, kT falls to 
below 1meV forcing electrical conduction to take place in states at, or close to, the 
Fermi level. Measurement of the conductance of a material at these temperatures, 
therefore, offers a means of probing the density of states at the Fermi level. In this 
chapter I describe such an investigation made on formed p-n-i devices in the On state 
with room temperature resistances of less than 5kfl. The results reveal interesting 
information about the composition and structure of the filament. 
7.1. Experimental procedure 
All the devices used in this series of experiments were p-n-i devices with a lOp.m 
diameter pore (p-type doping 101 vppm 300nm, n-type doping 30vppm, 700nm, i-type 
undoped, 700nm). Four different metals, Al, Cr, Au and Fe, have been used for the 
top electrode material, the bottom contacts were all made of Cr. Devices were formed 
and switched a number of times in the usual way and left in the On state. They were 
then packaged in 24 pin DEL chip carriers and mounted in the liquid helium cryostat, 
the operation of which was detailed in §5.6. The electrical measurements were made 
using a phase sensitive detector in conjunction with a d.c source and a sinusoidal vol-
tage signal generator; again the details are found in §5.5. The data obtained from this 
set up is in the form of (dV/dI), the dynamic resistance of The device, versus the d.c 
bias across the device. A magnetic field of up to 0.2 Tesla could be applied to the sam-
ple by a magnet situated outside the cryostat sample chamber. 
7.2. Introduction to results 
During the course of these investigations it became clear that over certain tem-
perature ranges the samples with Al top contacts were behaving in a fundamentally 
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description and discussion of the results for Al devices have been separated from that 
of the other samples. 
7.3, Results Iflroun Al top electrode samples 
The typical temperature dependence of the dynamic resistance, (dV/dJ), meas-
ured at a moderate bias (=40mV)is shown in fig.7.1, the resistances having been nor-
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Fig.7.1 The change in conductance with increasing temperature 
(normalised to the conductance at the coldest temperature) for 
a formed p-n-i sample with a Cr bottom and Al top contact. The 
resistance of the sample at room temperature was less than 1ki 
Over this temperature range the dependence is linear with a temperature coefficient of 
resistance of 10/K, i.e. conduction is weakly thermally activated. 
The bias dependence of the dynamic resistance (dV/dI) at low bias (<±15 mV) 
around 
at4.2K is shown in fig.7.2. It can be seen that (dV/dI) peaks symmetrically about OV, 
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Fig. 7.2 (dV/dl) versus 
temperature and bias 
for a sample with Al 
top contacts. The a.c. 
modulation voltage 
across the sample 
is O.2mV. 
found to vary from sample to sample in a range of between 1 to 10 % at 4K. The raw 
data of fig.7.2 can be transformed to a plot of resistance (rather than (dV/dI)) versus 
current by a numerical process described in appendix I. This new plot is shown in 
fig.7.3 and as can be seen the picture is reduced to one in which the sample resistance 













versus current and 
temperature for 
a sample with an 
Al top contact. 
(These curves are 
deduced from dV/dl 
versus bias data.) 
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Plotting the zero bias resistance against temperature reveals a similar transition taking 
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Fig. 7.4 Zero bias resistance versus 
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It was also found that the transition from a low to high resistance took place when a 
magnetic field was applied across the device, as shown in fig.7.5. 
7.4.. Results from Cr ,Fe and Au top electrode samples 
For the samples with Cr electrodes the variation in (dV/dI) as a function of tem-
perature (up to lOOK), measured at a bias of lOOmV, was found to behave as T, 
where 1:5 n :52. The Cr top electrode samples showed a greater fractional decrease in 
(dV/dI) per unit rise in temperature than the Al top electrode samples. The averaged 
TCR values over the temperature range lOOK to 4K was about 10 31K. The (dV/dI) 
of the Au samples measured at a bias of 150mV showed a similar temperature depen-
dence to the Cr samples with a similar TCR value of around 10 3/K. (No measure-
ment of the high bias (dV/dI) of samples with Fe top electrodes were made). 
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Fig. 7.5 Resistance 
versus current 
and magnetic field 
strength for a 
sample with an Al 
top contact Measure-
ments made at 
3.9K. 
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The form of the (dV/dI) curves close to zero bias was found to be similar for 
the Cr, Au and Fe samples. These are shown in fig.s. 7.6, 7.7 and 7.8 respectively. 
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They all show pronounced peaks centred about OV at low temperatures, which gradu- 
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ally decrease in height as the temperature is raised. The size of the peaks varied from 
sample to sample and in some represented a change of only one percent compared to 
the value at higher bias. An applied magnetic field of 0.2 Tesla did not have any 
observable effect on the Cr and Au samples, and only one of the Fe samples showed 
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very slight and inconsistent sensitivity to the presence of the magnetic field. 
7.5. Discussion of results from All top electrode samples 
Measurements with liquid crystals have established that at room temperature con-
duction in the On state takes place along a filament. 1 There is no obvious reason why 
the same should not happen at lower temperatures. The TCR of the Al samples as 
deduced from fig.7.1 therefore tells us much about conduction within this filament. 
Any amorphous semiconductor, even heavily doped, would show a much larger 
increase in resistance than we see in these samples when cooled from room temperature 
to 4.2K . It is clear from this that there exists a conduction path between the two 
- electrodes that is made of material other than unmodified a-Si:H, or in other words 
the filament must extend right through the device. Furthermore, conduction in the 
filament must be taking place at or close to the Fermi level of the filament material. 
Two processes seem to be available to account for the high conductivity of the sample 
at these temperatures: crystallisation of the a-Si:H and/or, the injection of metal from 
the electrodes into the a-Si:H. 
Crystallisation of the Si can only explain the observed resistance at 4.2K if the 
Si making up the filament is heavily doped. Data from the literature 2  suggests that 
both n and p-type Si doped to impurity concentrations greater than 10 18cm 3 gives rise 
to resistivities at 4.2K of less than 10 1(cm. Taking the filament diameter to be 
0.5im , its length lj.m and making use of this value of resistivity gives a filament 
resistance of 4kfl - close to that measured experimentally. The i-type layer of our dev-
ice clearly cannot give rise to crystalline material with resistivities as low as this. The 
n-type layer is prepared using a phosphine to silane ratio, (NpH 31Ns4), of 3.10 
which, making use of data from Spear and LeComber 3 is equivalent to an ionised 
dopant concentration in the a-Si:H film of about 7.10' 6cm 3 . This is somewhat lower 
than 10 18cm and so the n-type a-Si:H when crystallised is likely to have a resistivty 
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greater than 10cm. The heavily doped p-type layer is prepared using a diborane to 
silane ratio, (NB261Ns,,4), of 10-2  which is expected to correspond to a dopant concen-
tration in the film of 1018 -1019  CM . This material when crystallised would be 
expected to have a resistivity of 10 1flcm or less. To explain the low resistance of the 
device at 4.2K by crystallisation alone requires, therefore, that the i and n-type layers 
be penetrated by heavily doped p-type Si. Bearing in mind the high field strengths 
and energies associated with forming it is hard to rule this out. 
The injection of metal from the electrodes into the a-Si:H can give rise to a 
number of effects. A continuous metal filament joining the two electrodes could be 
created. This has been reported as taking place in SiO memory devices (S2.4.2),  how-
ever, the TCR of a metal filament should be positive, which is not what we observe. If 
the injected metal mixes intimately with the silicon a metal-Si alloy would be 
formed. The electrical properties of such materials, which were discussed in §4.8, can 
vary from semiconductor-like to metal-like depending on the composition of the alloy. 
It is quite possible that an Al-Si or Cr-Si alloy could have a TCR similar to that seen 
here. 4 At this stage it is difficult to decide whether metal injection , crystallisation of 
the a-Si:H or a combination of the two is responsible for the low temperature electrical 
properties of these devices; the following section provides further information. 
The increases at low bias (<l50mV) in the device resistance with increasing 
temperature, current and magnetic field strength, as shown in fig.s 7.3,7.4 and 7.5, 
can be most satisfactorily explained in terms of a normal to superconducting transition 
of part of the material along the conduction path. If this suggestion is correct then 
from fig.7.4 it appears that an upper limit for the transition temperature lies between 
8 and 9K i.e. beyond this temperature all the superconducting material has become 
normal. This is considerably higher than the 1.5K transition temperature for Al. 









Fig. 7.9. Composition dependence of 
the superconducting transition 
temperature for a-Si implanted Al 
film. (After ref. 5 ). 
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bulk form although it has been reported that thin films can do so. The Cr tracks that 
run the length of the sample piece did not, however, show any evidence of supercon-
ductivity even at 3.8K. To my knowledge the only report that can explain these obser-
vations is that by Meunier et al. 5 which describes the superconducting properties of 
Al-Si mixtures. Fig.7.9 taken from this paper shows how the superconducting transi-
tion temperature of these mixtures can be as high as 8.3K depending on their composi-
tion. 
100 90 	80 70 60 50 40 
X (% vol. Al 
It seems probable, then, that somewhere in the device there has been some intermixing 
of, the Al from the top electrode and the a-Si:H layer. Fig.7.4 demonstrates that the 
transition in the devices occurs over a broad temperature range. It is likely, therefore, 
bearing in mind the data in fig.7.9, that the superconducting region in the devices con-
tains Al-Si alloys of a range of compositions each with its own transition temperature, 
the lowest I have measured being 3.8K and the highest 8.2K. This implies a mixture 
with an Al composition varying between 50 and 90%. 
The data of figs. 7.3 and 7.5 lend weight to the suggestion that a superconductor 
is present, as both show behaviour characteristic of these materials. The low to high 
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resistance transition caused by increasing the current through the device, as seen in 
flg.7.3, can be understood in terms of the quenching of the superconductor once a 
critical current is exceeded. The current driven transitions occur gradually with increas-
ing current indicating either that the superconductor has an intermediate state (as in a 
type II superconductor) 6 and/or that different parts of the conduction path have dif-
ferent critical currents. The latter could occur in two ways: (1) If the cross-section of 
the conduction path was non-uniform it would cause fluctuations in the current den-
sity (as occurs at a constriction in a wire), or, (2) as suggested in the previous para-
graph , if the superconducting material is inhomogeneous there will exist a range of 
critical currents each associated with a particular composition. 
The data of flg.7.3 can also be explained in terms of Joule heating in normal 
material raising the temperature of adjacent superconducting material above its critical 
temperature and so driving it normal too. The overall amount of Joule heating will 
increase with device current and so more and more material will be driven normal. 
The data of fig.7.5 shows the quenching of the superconductivity by a magnetic field. 
The gradual nature of the transition implies that there is a range of critical field 
strengths, again lending weight to the notion of there being a range of compositions 
each with its own critical field strength. 
There seems to be strong evidence, therefore, that the Al of the electrodes and 
the a-Si:H have mixed. Bearing in mind the many reports of the readiness of Al to 
migrate under high fields into c-Si 7,8,9  it seems most probable that the Al has 
migrated into the a-Si:H film rather than the other way round. 
7.6. Discussion of results from Cr, Fe and Au top electrode samples 
The TCR at lOOmV for these samples has been found to be about 10 31K. This 
leads one to similar conclusions about the post-formed conduction mechanism in these 
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samples to those arrived at in the discussion of the Al top electrode devices, namely a 
filament of modified material must join the two electrodes and that conduction in this 
material takes place in states close to the Fermi level. 
Peaks in (dV/dI) similar to those shown in figs. 7.6, 7.7 and 7.8 have been 
reported by a number of workers. 10, 11, 12,13,14 The effect was explained in 1968 by 
Zeller and Giaever 14  who showed the resistance peaks to be a manifestation of a con-
duction mechanism in which transport of electrons involved activated tunnelling 
between small metal particles embedded in an insulating matrix. The structure of their 
devices is shown in fig.7.10 and the dynamic resistance obtained from these samples 
as a function of temperature and bias is shown in fig.7.11. 
Al m 	 Fig. 7.10 The tunnel junction 
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Fig. 7.11 Dynamic resistance 
versus voltage and temperature 
from Zeller and Giaever's tunnea 
junction. The average particle 
size is 15OAngstroms. (After 
ref 14) 
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Zeller and Giaever argued that electrons tunnelling into the metal particles have a 
non-negligible activation energy. This energy exists because each metal particle has a 
capacitance with respect to the electrodes and neighbouring particles and in putting an 
extra electron on to the particle an energy equal to the increase in the electrostatic 
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energy of this capacitance has to be provided. (This is the same as doing work when a 
flat plate capacitor is charged up.) To put one electron on to a metal particle the 
energy required is E = e 2/2C (Joules) where C is the capacitance of the particle. An 
electron making the tunnelling transition can obtain this energy thermally. At suffi-
ciently low temperatures E becomes commensurate with kT and the rate of electron 
tunnelling and therefore the conductance of the device decreases with decreasing tem-
perature. The electron can also get the required energy from the electric field, as 
demonstrated by flg.7.12. In moving along the direction of the field the electron gains 
an energy of thY which, if the field strength is sufficiently strong, can exceed the 








(a) Initial state 	 (b) Final state 
Fig. 7.12 Schematic illustration of the effect of an electric field on the electronic 
energy levels in an idealised granular metal. The voltage drop between adjacent 
grains is AV. (a) In this initial state there are no free carriers present, (b) an 
electron tunnels along the direction of the field to a neighbouring metal island 
where it occupies the first permitted energy state of that particle. A hole is left 
at the particle from which the electron came. (After ref. 14) 
Conductance can, therefore, be both temperature and field dependent. Overall, as is 
seen clearly in fig.7.11 taken from Zeller and Giaever, 14 the device resistance is at its 
highest at low fields and temperatures but decreases as either field or temperature is 
increased. This closely resembles the observations made on the a-Si:H samples. 
IS this mechanism explains the observations of zero bias resistance peaks in a-Si:H 
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samples it implies that somewhere along the conduction path of the devices there is a 
region of material in which small metal islands are embedded in the insulating matrix 
of the a-Si:H. This would fit with the conclusion drawn from the general observations 
of the TCR of these devices, namely,that one way of accounting for the high level of 
conductivity at low temperatures is to imagine that metal from the electrodes has 
entered the a-Si:H film. 
There is, however, a second way of relating the mechanism suggested by Zeller 
and Giaever to our devices and that is to take the 'metal islands' to be made not of 
metal but of particularly highly doped and, therefore conductive, silicon and the 'insu-
lating matrix' to be made of less conductive silicon. Conduction would then take place 
by activated tunnelling between the islands of heavily doped silicon. In the a-Si:H 
devices this situation might arise if the doped n or p a-Si:H mixes with the i-layer. This 
type of structure has been hinted at as a possible cause of zero bias resistance peaks in 
heavily doped silicon diodes 11 but there appears to be no reports of direct observa-
tions of resistance peaks caused by such a mixture of differently doped silicon. - 
7.7. Summary 
The electrical properties of p-n-i samples in the On state have been investigated 
down to 4.2K. The most important observation is that conduction remains only weakly 
thermally activated down to 4.2K. The samples with Al top contacts showed a TCR of 
101K and the other samples, with Cr, Au and Fe top contacts, higher values of 
around 10 31K. This implies that, firstly, in these devices the filament extends the 
whole way through the a-Si:H layer connecting the top and bottom contacts and, 
secondly, that the filament is made of material that has a high density of states at or 
near the Fermi level. This strongly suggests a filament made of crystallised and highly 
doped silicon or of a material comprising a mixture of metal and silicon. 
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The presence of a possible superconducting to normal transition in the Al samples 
and the zero bias resistance peaks of the Cr, Au and Fe samples all lend weight to the 
suggestion that metal has migrated in to the a-Si:H from the contacts. In the case of 
the Al samples it appears that somewhere along the filament there exists a Si/Al alloy 
that contains at least 50% Al. For the Cr, Au and Fe samples it is difficult to estimate 
the concentration of the metal in the material that is causing the zero bias resistance 
peak but it is clear that in certain regions at least these metals are not forming an inti-
mate mixture with the silicon but are giving rise to a material that contains regions of 
high conductivity embedded in a less conductive material. 
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8. llntroductioot 
At the simplest level of enquiry the metal contacts of the a-Si:H switching devices 
can be regarded as nothing more than 'contacts', i.e. their sole function is a means of 
making a low resistance connection to the a-Si:H. If this were really the case then it 
would follow that the processes of forming and switching should be attributable entirely 
to properties of the a-Si:H layer. For example, the high current density during forming 
may give rise to sufficient temperature increase to crystallise part of the a-Si:H thereby 
creating the filament. 
An alternative view could, however, attach more significance to the presence of 
the contact metal. Two possible roles seem to be particularly obvious; the first is that 
the metal to semiconductor contact creates an electronic environment at the interface 
conducive to forming and switching. The second is that the contacts provide a source 
of metal atoms which, during forming, mix with the a-Si:H to produce a new material 
which exhibits switching. In this chapter a series of experiments are described that set 
out to clarify the role of the contact by investigating the forming and switching charac-
teristics of devices with contacts made not of metal but of silicon. 
8.1. Experimental structures 
Three alternative device structures have been considered, all of shich have con-
tacts to the a-Si:H layer made of highly conductive Si. The first of these is shown in 
fig.8.1. As can be seen, contacts to the n a-Si:H layer are made through the crystal-
line Si substrate at the bottom and via the layer of micro-crystalline Si at the top. Both 
the crystalline and micro-crystalline Si is n-type and doped to a high conductivity to 
minimise contact resistances. External connections to the devices are made by placing 
probes directly onto the substrate and the micro-crystalline layer. Devices of this type 
will be refered to as 'all-Si'devices. 
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Fig.8. 1 A lOmicron diameter pore structure with a crystalline Si 
bottom contact and a microcrystalline Si top contact. 
The second structure, shown in fig.8.2, is identical to the all-Si device except that 
there is a metal overlay on parts of the top micro-crystalline contact and the substrate. 
The metal does not, however, cover the pore area of the device and for this reason 
these devices will be refered to as 'uncovered' devices. 
'Uncovered' silicon contact device 
micro-X'l Si 	
Top contact 
a-Si:H 	 Bottom 
:. 	
contact 
Crystalline silicon substrate 
Fig.8.2 An 'uncovered' silicon contact device with a 10pm diameter 
pore. The metal contacts do not extend over the pore area. 
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The final device structure is shown in fig.8.3. In this, the 'covered' device, the 
metal overlays are identical to those in the uncovered device except that at the contact 
the metal extends over the pore area. 




- 	 contact 
Crystalline silicon substrate 
Fig.8.3 A 'covered' silicon contact device with a lOjzm diameter 
pore. The fop metal contact in these devices does extend over the 
pore. 
The substrates used were p-type <111> crystalline silicon with an n-type implant 
at the surface to 12fl10. The thermal oxide was 350nm thick. The n'-type amorphous 
and micro-crystalline layers were grown in a continual process using a phosphine con-
centration of 1000vppm. The metallisation layer was either Al (thermally evaporated, 
thickness 50nm) or NiCr (sputtered, thickness 300nm). For the purposes of future 
reference the devices are named as follows: the type of metal used is followed by the 
word 'uncovered' or 'covered', e.g. Al-uncovered. 
If in normal a-Si:H memories the contacts serve no greater purpose than to act as 
electrical connections to the a-Si:H, then forming and switching should be seen in these 
three new device types provided the Si contacts make sufficiently low resistance substi-
tutes for their metal conterparts. If, however, the metal contact plays a more involved 
part it might be expected that there would be differences between the performance of 
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the silicon contact devices of figs.8.1,8.2 and 8.3 and the conventional metal-a-Si:H-
metal devices. By including the covered and uncovered design variations it is possible, 
by comparing the I-V characteristics of the three new device types, to establish some 
measure of the additional resistance introduced by replacing the metal contacts with sil-
icon ones. 
LL Eiperimentall  method 
Attempts were made to form each of the sample types described above. The 
forming circuit of fig.5.2 § 5.3, was used. If a device was found to form successfully its 
switching properties were investigated in the usual way. 
Results 
The I-V characteristics of the unformed devices are shown in fig-8-4. The difference 
between the I-V characteristics of the uncovered and the covered devices, as shown by 
fig.8.5, was small over this voltage range indicating that the micro-crystalline layer was 
acting as a good substitute contact. The origins of the discontinuous changes in the 
resistance seen in all devices between 0.25V and 0.75V when the top contact was posi-
tively biased are not understood. 
Table 8.1 summarises the forming and switching behaviour of the various types 
of devices. 
The current oscillations mentioned for the Al-uncovered devices are shown in 
fig.8.6. These were attained by applying a voltage pulse of constant magnitude around 
6-9V to the formed devices. Investigations showed that the frequency and magnitude 
of the oscillations depended on the resistive and reactive elements in the external cir-
cuit. This type of behaviour has been observed in the past in situations where a nega-
tive differential resistance (NDR) element is present somewhere in the circuit; the 
theoretical analysis of these effects is fairly well understood and the interested reader is 
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Fig.8.4 Current - voltage characteristics of 1 Omicron 
diameter pore structures with a n+ a-Si:H layer a 
crystalline Si bottom contact and a microcrystalline 
top contct The three sets of curves refer to variations 
on this general device type the details of which are 











Fig.8.5 A comparison of the I-V 
characteristics of NiCr 'covered' 
and 'uncovered' devices. The 
similarity of the two curves 
suggests that the microcrystalline 
Si layer is not introducing a 
significant additional resistance 
as compared to the devices with 
metal overlays. 	: 
-vs V to top 
e 	-1 	U 	1 
Log Voltage (V) 
referred to the literature 1 for further details . It has been known for a long time that 
electrically formed Al-SiO-Al devices can give rise to N-type NDR 2  and it is com- 
monly speculated that in these structures forming causes Al to diffuse into the bulk of 
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Device Forming 
type Comments Switching Voltage Current  
Aluminium Damage to the metal Oscillations 
uncovered 21V 2.5mA at the pore edge 
Aluminium Damage to the metal 
covered 15V 1.3mA at the pore centre  
NiCr Filament grows 
uncovered 30V 5.2mA horizo[!y Slight 
NiCr 
covered 14V IlmA No damage seen Slight 
boy and lOmA None  
formed only 2 out 
of 14 devices 
Table 8.1 This summarises the results of the attempts to form and switch the devices 














1 	2 	3 	4 	5 
Time (us) 
Fig.8.6 Oscillations in the sample 
voltage and current observed in 
formed Al uncovered devices i.e. 
pore structures with a 
crystalline silicon bottom contact, 
a microcrystalline top contact 
and an Al contact that does not 
cover the pore area. 
the dielectric. Alternaitvely Al is known to migrate into Si under high field strengths 
to form spikes or filaments. 3 ' 4 These filaments may in turn, as is common in filamen-
tary conduction, give rise to S-type NDR. The origin of the negative differential resis-
tance element in our case could, therefore, lie with the formation of an aluminium 
filament, possibly through the oxide, but as the surface damage to the aluminium is 
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always found at the point where the Al comes closest to the edge of the pore it seems 
likely that the Al is migrating downwards through the a-Si:H layer in the pore area. 
The filament mentioned under the NiCr uncovered entry is shown in the electron 
micrograph of fig.8.7 and as can be seen it crosses the micro-crystalline silicon from 
the edge of the NiCr to the edge of the pore. 
Fig.8. 7 Electron-micrograph of a filament formed across the surface of the 
s-crystalline top contact of a u-XI - a-Si:H - XY device. 
Optically the filament appeared to be the same colour as the NiCr suggesting the metal 
had migrated across the surface. X-ray microprobe analysis. however, did not show a 
Ni or Cr signal for the filament but it is possible that the volume of the filament was 
too small to be detected by our equipment. The electron micrograph shows the fila-
ment to be a light region implying the material is charging up , i.e. is more insulating 
than the surrounding micro-crystalline Si. This might cast doubt over the suggestion 
that the filament contains NiCr as a Si/NiCr mixture would likely be more conductive. 
A report by Ishihara,5 however,which describes an investigation of the interaction 
between n-type a-Si:H and metal contacts at elevated temperatures, includes electron 
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micrographs of samples where metal has migrated across the surface of the a-Si:H giv -
ing rise to surface damage which appears light coloured in the same way to the features 
in fig.8.7. In conclusion it appears likely that the filament contains NiCr. 
The All-Si devices showed virtually no tendency to form even though large vol-
tages and currents were applied. Attempts to form them were also performed at 
elevated temperatures of up to 100°C but with no effect despite the increase in current. 
,4. Discussion 
The first general observation to be made from these results is that the devices that 
include metal will form whilst the All-Si samples that contain no metal at all will not. 
The observation of damage to the metal in both covered and uncovered Al and NiCr 
devices and the voltage level at which forming takes place strongly suggests similar 
processes are occurring in these samples as occur in the conventional metal-a-Si:H-
metal pore devices, namely, forming involves metal migration and filamentation. This 
is not especially surprising in the covered structure because of its close resemblance to 
the conventional device structure. In the uncovered Al and NiCr devices, however, 
the specific intention was to exclude the metal from any involvement in the forming 
process by keeping it apart from the active area of the device but this appears not to 
have been realised because of the apparent ease with which migration of the metal 
takes place. The filament of fig.8.7, which crosses at least 8jim of i.-crystalline Si. 
appears to be a particularly striking example of the ease with which metal migrates. 
It is most interesting that the All-Si devices do not really form at all despite 
having experienced field strengths and current levels in excess of those used on the 
metallised devices. This strongly suggests that forming is not a process initiated by the 
a-Si:H itself by , for example, dielectric breakdown or internal heating, rather it is the 
readiness of the metal to migrate into the Si that initiates the process. 
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In addition to this, the absence of any switching in the All-Si devices suggests 
that forming is necessary to establish switching and as-prepared a-Si:H does not pos-
sess the required properties to switch. 
.5. Summary 
Devices have been made in which the contacts to an n+ a-Si:H layer have been 
made of crystalline and micro-crystalline silicon. It has been found that in the absence 
of metal close to the pore area of the device the forming process does not take place. 
Furthermore there is no observation of switching in the unformed a-Si:H layer. Where 
metal is present in the device, even though it is away from the pore area, forming does 
take place. The presence of metal, therefore, seems to be essential for forming and it 
appears that during forming migration of the metal takes place giving rise to a metal 
rich filament which accounts for the permanent decrease in the resistance of the dev-
ice. 
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9 Introduction 
The majority of accounts found in the literature that try to explain memory 
switching in thin films make use of thermal switching mechanisms (see §2.4.2). This is 
particularly true when conduction in the device is filamentary as in these cases the high 
current densities in the filament during a switching pulse can give rise to temperature 
increases sufficient to melt the filament material. Despite the fact that the a-Si:H 
memory device possess a filament, no direct experimental evidence has been found for 
any temperature increases either during forming or switching. Partly for this reason 
the paper regarding these devices published in 1985 1  largely dismissed thermal 
mechanisms for both forming and switching in their a-Si:H devices. It was also 
pointed out that the switching energy for the a-Si:H device of <10 8f was probably 
too small to cause temperature increases sufficient to justify considering a thermal 
mechanism. The measurement of the temperature changes in the filament is, however, 
exceedingly difficult both because of its small size and the short length of the voltage 
pulses used to operate the device. The 1985 paper based its conclusions about the tem-
perature increases on visual observations made with thermochromatic liquid crystalls 
which were intended to highlight hot spots on the surface of the device. It is arguable, 
however, that this method is unlikely to give a realistic picture of the temperatures in 
the device, not least because any hot spot that does exist would last for, at the most, 
tens of .sec, which is too short for the human eye to register. 
In an attempt to establish with more certainty the internal temperature increases 
in the filament I have carried out a numerical simulation of the heat generation and 
dissipation in the device. Contrary to the conclusions of the 1985 paper the results 
from this model suggest that during forming, and possibly during switching , tempera-
ture increases sufficient to cause structural alterations to the a-Si:H such as dehydroge-
nation and crystallisation, would occur. 





ock of resistive 
aterial 
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The remaining sections of this chapter describe the model I have used to calcu-
late the temperature increases, the results from these simulations and finally the pos-
sible meaning of these results in terms of forming and switching processes. 
9.11. Modelling the temperature increases in the device 
The model device , shown schematically in fig.9 .1, is a block of electrically resis-
tive material through which a filament of electrically conductive material passes. 
Fig.9. 1 Schematic representation of the block of material used 
to represent the switching device. Surfaces ABCD and EFGH are 
the metal electrode surfaces through which all current enters 
and leaves. 
The thickness of this block is varied between 1.tm and 0.3iim and the dimensions of 
the sides between 1i.m and 1.4p.m. The filament can have any cross-section but 
always passes through the whole length of the device. A voltage is applied across the 
series combination of the device and the load resistor, and from calculations of the 
Joule heating caused by the current in the device and the heat loss across the external 
surfaces, the internal temperature increases are found. By including the load resistor it 
is possible to account for changes in the voltage across the device that result when the 
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device warms up and its resistance falls i.e. load-line effects. 
9.1.1. Choosing the electrical resistivity of the model material 
Deciding on a value for the resistivity of the model filament material requires 
some thought. It was pointed out earlier in §6.11 that the d.c. IN characteristics of 
the memory states tend to converge at voltages similar to those used to switch the dev-
ice. This means that at the switching voltage of 2-3V the resistances of devices in both 
the On and Off states are very close td"each other. Observations of the device resis-
tance during a switching pulse (i.e. no longer under d.c. but pulsed conditions of 
applied bias) shows that the resistance of the On and Off states are again roughly 
- equal. This resistance lies between 2kfl and lOkfl. As both On and Off states have the 
same resistance at the switching voltage the heat dissipation in both will be much the 
same. For the purposes of calculating the heat generated in the devices we need not, 
therefore, distinguish between On and Off states. The resistivity of the filament 
material in the model device has been calculated by matching the overall resistance of 
the model filament to a value of 5kfl which is a typical value for the device resistance 
during switching. The bulk resistivity has been taken to be that of p a-Si:H i.e. 
lO3Ilcm. 
9.1.2. Temperature coefficient of resistance 
The resistivity of the filament material has been taken to have a linear depen-
dence on temperature of the form p=p 0 (1—aT) where the value of the TCR, a, has 
been taken to be 10 3/K, a value that is based on experimental observations made on 
real devices in the On state (e.g. see §7.4). 
9.1.3. Electrical boundary conditions 
The current enters at the top surface of the device and leaves at the bottom; the 
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four sides are regarded as perfect electrical insulators. 
9.1.4. Thermal conductivity 
The room temperature thermal conductivity of a-Si is 2W/rn K 2  but at elevated 
temperatures it is expected that this value will increase. In the absence of data on a-Si 
I have used results for the temperature dependence of the thermal conductivity of 
another amorphous material, fused silica, which shows an increase of thermal conduc-
tivity of 30% in the temperature range 0°C to 400°C, to set the value for a-Si:H at 
2.7W/rn K. 
9.1.5. Specific heat 
The specific heat of the filament and the bulk has been taken to be identical, 
independent of temperature and equal to 700J/kg K. 
9.1.6. Thermal boundary conditions 
The thermal boundary conditions are: (1) The four vertical side are regarded as 
perfect heat sinks and maintained, for convenience, at 0 degrees. (2) Heat-loss from 
the top surface, (ABCD), is assumed to be negligible compared to that lost by conduc-
tion through the other surfaces. This surface , therefore, is regarded as being perfectly 
thermally insulating. Heat lost by radiation from the top surface will be many times less 
than the heat dissipated by conduction through the device and can therefore be 
ignored. Rather more heat may be lost by lateral conduction along the metal electrode. 
Detailed calculations show that for our devices, which are about 100 times wider than 
they are thick and which have metal electrodes thinner than than 0.lp.m. the loss of 
heat through the top electrode is small. 3 (3)The bottom surface (EFGH) is alternately 
regarded as a perfect heat sink and a perfect thermal insulator. This apparently para-
doxical arrangement allows an upper and lower limit of the temperature increases in 
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the device to be found but avoids the complication of accurately accounting for the 
conduction of heat away from the device through the glass substrate. 
9.2. Using finite elements analysis 
To translate the physical description of the device in to a set of workable 
mathematical equations, finite element analysis has been used. This numerical process 
is widely used and its implementation here is routine so no details of this aspect of the 
work are given. 4 ' 5 ' 6 Suffice it to say the block of material of flg.9.1 is subdivided into 
many smaller subvolumes, as illustrated schematically in flg.9.2a. The material of each 
subvolume is then taken as being lumped at a point, or 'node', at the centre of the 
subvolume, see fig.9.2b. The flow of heat and current are then considered as taking 
place along lines connecting each node with its neighbours, these lines being attributed 
with electrical or thermal resistances equivalent to the volume of material they 
represent, as shown in fig.9.2c. For this particular model 9000 nodes have been used, 
arranged on a cubic lattice. 
The modelling programmes were written in C; a simplified flow diagram of the 
program is shown in appendix H. 
9.3. Sources of inaccuracy in the model 
Once the parameters and boundary conditions of the model have been set the 
numerical calculations are performed to an accuracy better than 1%. Two methods 
have been used to check the self consistency of the model. The first is to ensure that as 
time tends to infinity the internal temperature values reach stable values. The second 
is to sum all the heat generated within the device at any instant and compare it with a 
sum of all the heat leaving the device by conduction across the external surfaces. At 
all times whilst the bias is applied (Heat in) (Heat out) and if a steady state is 
reached during the voltage pulse (Heat in) = (Heat out). 
Uftnt 
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n(x,y,z) 	n(x+1,y,z) 
T(x,y,z) T(x+1,y,z) 
V(x,y,z) 	(c) 	V(x+1 ,y,z) 
Fig.9.2 A schematic representation of the use of finite element analysis to model 
the properties of a body. Part of the block of material used to represent the a-Si:H is 
shown in part at the top (a). This is subdivided into thousands of smaller blocks. These in turn are 
replaced by a mesh of nodes and interconnecting rods (b). Each node is uniquely labelled, n(x,y,z) 
and its temperature T(x,y,z) and its electrical potential V(x,y,z) through out the simulation 
are recorded (C). The flow of heat and curent between nodes is calculated using the finite 
difference method. 
The largest source of error will lie with the choice of the initial conditions. The 
difficulty in choosing the correct boundary conditions for the heat loss at the bottom 
contact is certainly one of the major sources of uncertainty and, as will be shown in the 
results section, can give rise to a variation in the results of 80%. The other principle 
area of uncertainty is the dimensions of the filament. From experimental observations 
it is possible to gain an upper limit on the filament diameter of 0.5im 1  but it is 
entirely possible that filaments could be much smaller than this. For this reason a 
- 130 - 
number of filament sizes have been modelled. Furthermore nothing is known about 
how the cross section of the filament changes along its length; in the absence of this 
information it is assumed that the cross section is the same everywhere along the fila- 
ment. This will give a conservative estimate of the temperature increases as it means 
the heat is dissipated in the largest volume of material Overall it would appear that this 
model is reliable only to within 'a factor ten. 
9.4. Results - 
The results from the simulations are summarised in figs. 9.3 to 9.8. Fig.9.3 shows 
the temperature increase in degrees Kelvin above ambient for filaments of two dif-
ferent sizes under applied biases equivalent to those used during the forming of the 
device. The filament resistance has been taken to be 5kfl , a value taken from experi-
mental observations of the device resistance during the forming of both p-n-i and p+ 
devices. The temperature scale shows the temperature of the hottest point in the fila-
ment which, as the bottom contact has in this case been taken to be a perfect heat 
sink, is found immediately under the top contact in the centre of the filament. As can 
be seen the larger filament (curves 2 and 3) attains a lower final temperature than the 
smaller filament (curve 1). Both, however, have reached, or are close to, their steady 
state within 80ns. The size of the temperature increases are discussed in the next sec-
tion. Fig.s 9.4 to 9.6 show the temperature increases expected during switching opera-
tions where the applied bias ranges between 2 and 5V. Again the filament has been 
taken to have a resistance of 5kfl. These temperature values are substantially lower 
than those of fig.9.3 for the obvious reason that the current flowing thorough the fila-
ment is less. The graph of fig.9.7 shows the effect on the calculated temperature 
increases of the thermal properties of the bottom contact. As can be seen, by changing 
this contact from being a perfect heat sink to a perfect thermal insulator the calculated 
temperature increases by about 80%. The final result, shown in fig.9.8. shows the 
temperature as a function of position on a vertical plane cut through the middle of the 
filament. 
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Fig.9.3 The predicted temperature increases in the filament occuring 
during forming for three different filament geometries. The three lines 
have been marked on assuming an ambient temperature of 30C and are; 
line A is the melting point of Si, 1414C, line B marks the onset of crystallisation 
























Fig.9.4 Temperature changes 
expected during switching 
in a LARGE filament, 1m 2 
in a 1jm thick sample. The 
filament resistance is 5kQ. 
The applied bias is marked 
on the curios. 
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Fig.9.5 Temperature changes 
expected during switching in 
a MEDIUM filament, 0.3um 
in a 0.3jm thick sample. The 
filament resistance is 5kQ. 
The applied biases are marked 
on the curves. 
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9.5. Discussion 
The model described here deals specifically with the estimation of temperature 
increases in filaments. Its application to the forming process is only valid, therefore, 
once we assume a filament has been created in the device. (The model does not tell 
us anything about the temperature changes in the device leading up to the filament's 
formation and can not therefore predict whether the filament is initiated by a localised 
increase in temperature.) The schematic current trace of fig.9.9 shows that at time T1 
during the forming of a p-n-i device there is a sudden increase in the device current. 
As the conductive filament is a known product of forming it seems reasonable to 
assume that the current jump in fig.9.9 corresponds to the onset of filamentary conduc-
tion. Once this has happened, and for whatever reasons, the current flowing 
throughout the remainder of the forming pulse will be concentrated along the filament. 
This situation can be modelled and thus an estimate of the temperatures occurring in 
























Fig. 9.6 Temperature 
changes expected during 
switching in a SMALL 
filament 0.15jzm in a 
0.34um thick sample. The 
applied biases are marked 
on the curves. The 
filament resistance is 5kQ. 
The melting point of silicon, 
1414C, has been marked on 
assuming the ambient 
temperature is 30C. 
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the filament during forming can be arrived at. Forming pulses are typically 10 to iSV 
and at least lOOns long. Once the sudden current increase has taken place the device 
resistance at these biases is typically <5kfl. The temperature increases occuring in the 
filament, as deduced by the model, depend strongly on the size of the filament and the 
thickness of the film. The data of fig.9.3 shows that for a filament cross-section of 
lp.m 2 in a him thick film the maximum temperature increase is likely to be 500K at 
an applied bias of 10V and 1125K at a bias of 15V. The data for the (0.3) 2 i.m 2 
cross-section filament in a 0.3i.m thick film, also shown in fig.9.3, shows that for this 
smaller filament the temperature increases are now thousands of degrees! Both of these 
sets of data have been calculated assuming the bottom contact is a perfect heat sink 
and so they may under estimate the actual temperature. 
What does the data of fig.9.3 mean in terms of physical changes to the a-Si:H?. 
In §4.7 it was established that four distinct processes occur as a-Si:H is heated, namely, 
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Fig.9.7 A demonstration of the effect on the expected 
temperature increases in the filament of the thermal 
properties of the bottom. contact. Curve 1 is for a 
perfect heat sinking contact and curve 2 for a perfectly 
insulating contact. 
defect annealing from 150°C to 450°C, dehydrogenation from 300°C to crystallisation, 
crystallisation from 640°C to 770°C and finally melting at 1414°C. For the large fila-
ment (curve 3 of fig.9.3) there is a sufficient increase in the filament temperature at a 
bias of 10V to initiate dehydrogenation. For the same filament at 15V (curve 2 of 
fig.9.3) the crystallisation temperature is exceeded. The temperature increases in the 
smaller filament (curve 1 of fig.9.3) exceed the melting point of Si even at 1OV. It 
appears from the simulations, therefore, that the temperature increases occurring dur-
ing the forming process are, at least in the hottest part of the filament, highly likely to 
cause some dehydrogenation and crystallisation of the a-Si:H and in films thinner than 
about lp.m it appears that a-Si:H would melt. The temperature map of the filament 
shown in fig.9.8 suggests that whilst the temperature close to the bottom contact and 
outwith the filament are considerably less than those elsewhere in the filament, the 
temperature increases described by fig.9.3 can be expected to prevail in a large part of 
Temperature 
increase in degrees K 
38 
37 & 36 
35-32 
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0.5p.m 
Fig.9.8 The spatial distribution of the temperature in a 0.3 4um square filament 
penetrating 0.31im thick sample with an applied bias of IV. and a total filament 
resistance of 5k2. These values are after iOns of the voltage pulse has elapsed. 
The inset shows the plane of the model device to which this data refers. The top 





Fig.9.9 Typical current and 
voltage traces for the forming 
of a p-n-i sample. The transition 
to the high conducting state 
occurs at time R. 
the upper half of the filament. The crystallisation and melting should, therefore, occur 
throughout a sizable fraction of the filament. If the Si melts it is probable that it will 
subsequently solidify in a microcrystalline form. 
Considering now the temperature changes during the switching of the samples, 
one of the central questions to answer is whether the switching current will heat the 
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filament sufficiently to melt it? The voltages used to switch the devices range from 2V 
to SV and their duration can be as short as iOns. From the data presented here it 
appears that only the narrowest filament in the 0.3pm thick film ( flg.9.6) exceeds the 
melting point of Si within iOns and then only at biases of about 5V. Applying pulses 
for longer than iOns would not greatly change this picture as, according to the model, 
the filament reaches about 60% of its steady state temperature within iOns. Although 
melting of the filament in most cases is unlikely it is clear form flg.s 9.4 to 9.6, that 
temperatures of a few hundreds of degrees can be attained. These elevated tempera-
tures may have an important part to play in enhancing atomic movement within the 
filament; hydrogen, for example, starts to become mobile in a-Si:H at 360007  and may 
do the same in the modified material of the filament. The movement of ionic species 
under the influence of the electric field will also be encouraged by the temperature 
increases. This could include dopant ions from the a-Si:H and metal ions that have 
come from the electrodes and mixed with the thin film. 
9.6. Summary 
When attempting to identify mechanisms for both the forming and switching 
processes in the a-Si:H memory it is useful to have an estimate of the temperature 
increases arising in the filament as a result of Joule heating. Knowing this enables 
some judgement to be made about whether temperature induced structural alterations 
to the a-Si:H, such as dehydrogenation, crystallisation and melting, are likely to take 
place. In the absence of a satisfactory experimental means of measuring these filament 
temperatures I have made use of a series of numerical simulations of the conditions of 
heat generation and dissipation in the filament. The means by which these simulations 
have been performed has been described in this chapter. The model provides informa-
tion on the temperature of the hypothetical filament as a function of time for a 
prescribed filament size, filament resistance and applied bias. 
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A number of interesting conclusions have been drawn from this work. (1). The 
simulations suggest that during forming the temperature of the filament almost cer-
tainly exceeds the dehydrogenation and crystallisation temperatures of the a-Si :H and 
may well exceed the melting point of Si. If it does melt it is probable that it will finally 
solidify in a microcrystalline form and so overall it appears highly likely that at least 
part of the filament is made of crystallised Si. (2). The filament temperatures expected 
during switching are substantially lower than those associated with forming. Tempera-
ture increases of a few hundreds of degrees seem to be feasible within 10-20ns. The 
melting of the filament appears to be unlikely although the estimates of the filament 
temperature are sufficiently close to the melting point of Si i.e. within a factor of less 
than 10, that it is hard to rule it out altogether. 
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110. Introduction 
This final chapter draws together many of the results presented in chapters 6, 7, 8 
and 9, and some by other workers, to discuss the overall picture that has emerged of 
the forming process and the nature of the filament. The implications these results have 
for speculations of switching mechanisms is also discussed. 
110.11. Forming and the filament 
One of the more enlightening discoveries in the course of the research into the a-
Si:H memory has been the observation of switching in single layers of homogenous a-
Si:H, such as p and n'-type. The structural simplicity of these devices compared to 
the earlier p-n-i devices has made a number of areas of the work much clearer, 
amongst them an understanding of the conduction processes in the pre-formed state 
and certain aspects of the forming process. In single layer p samples, which have been 
the focus of the work reported in chapter 6, it seems reasonably certain that the gen-
erally low level of conductance of unformed samples arises from contact resistances 
which can probably be accounted for by Schottky barriers at the metal to a-Si:H inter-
faces but may, in addition, be due to oxide layers at the metal electrodes. Capacitance 
measurements suggest that the thickness of the Schottky barriers in these devices is of 
the order of 4 - 5nm at zero bias. 
Forming p. samples causes a. reduction in the device resistance of at least two 
orders of magnitude indicating that a drastic modification of the contact resistances has 
taken place. The observation of a conductive filament in the formed samples has lead 
to the suggestion that the increase in conductance is in part due to the bridging of the 
contact resistance by the conductive filament. As the I-V characteristics of the formed 
devices are largely symmetrical about zero volts, it is reasonable to conclude that both 
top and bottom contact resistances have been bridged. If the barrier widths at the con- 
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tacts are of the order of 4-5nm then the filament penetrating them must at least be of a 
comparable length. 
In more general terms the fact that forming takes place at all in p samples, or 
any other single layer structure such as n or i-type, reveals an important result, 
namely that forming in a-Si:H memory devices is not a process that requires the pres-
ence of an a-Si:H to a-Si:H heterojunction, such as the -p-n or n-i junction. Models 
that adopt charge trapping at these interlaces as a mechanism for increased sample 
conductance, such as those discussed by LeComber et al. 1 (regarding p-n-i devices), 
would not, therefore, seem to provide a complete picture of forming if indeed they are 
relevant at all. What is perhaps of most interest is that despite the differences between 
the various structures investigated there is a very large degree of similarity in their 
forming characteristics. In other words, the forming process does not appear to be par-
ticularly sensitive to the detailed structure of the a-Si:H layer. 
A possible reason for this insensitivity has come from the experiments reported 
in chapter 8 that investigated the forming process in n a-Si:H single layer samples 
with Si contacts. It was found that samples made entirely out of Si (with crystalline sili-
con as the bottom contact, micro-crystalline silicon as the top contact and no metal 
present anywhere in the device) did not form even under extreme biases of around 
100V. Samples incorporating metal in the vicinity of the active area of the device 
(overlaying the top micro-crystalline contact) did form in the usual way however. It 
appears from this that subjecting a piece of a-Si to a typical forming voltage or current 
is not in itself sufficient to cause forming to take place. Forming is not, therefore, a 
process wholely associable with the properties of a-Si:H. Rather, it appears that the 
contact metal plays the central role in initiating forming, or more specifically it is the 
injection of metal into the a-Si:H layer to form the beginnings of a conductive filament 
that initiates forming. This suggestion is perhaps all the more plausible when viewed 
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in the light of the many reports of metal migration or "spiking' at metal:semiconductor 
interfaces subjected to conditions of high field and current. 2' 3 ' 4 
Further insight into the forming process has come from the low temperature con-
ductivity measurements reported in chapter 7. These go some way toward substantiat-
ing the idea that forming causes the introduction of metal into the a-Si:H layer - the 
observation of superconductivity in samples with Al top electrodes indicates the pres-
ence of Al-Si mixtures and peaks in the zero bias resistance of samples with Cr, Au 
and Fe electrodes indicates conduction by activated tunnelling between metal islands 
embedded in the a-Si:H. In addition to providing information about the presence of 
metal in the a-Si:H the low temperature measurements have made it clear that, in the 
On-state at least, there must exist between the top and bottom contacts a continuous 
link of modified material that has a conductivity considerably higher and a tempera-
ture coefficient of resistance considerably lower than that possible for any type of unal-
tered a-Si:H. This is the only way the value of the sample conductance observed at low 
temperatures can be accounted for. 
The results from the modelling of Joule heating in the device during the forming 
pulse have indicated that once the device resistance has undergone the transition from 
its virgin value to its post-formed value and if, as appears likely, this transition is asso-
ciated with the onset of current filamentation, there is scope for temperature increases 
within the filament of at least hundreds of degrees possibly even exceeding 1000 
degrees. This suggests that dehydrogenation and crystallisation are both probable in 
the filament material and melting is possible. 
To summarise, the following useful points on forming and the filament have come 
from the work described in this thesis: 
(i) Forming occurs in both homogeneous and heterogeneous samples. This indicates 
that forming is not a process that requires the presence of an a-Si:H to a-Si:H 
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heterojunction. 
The initiation of forming appears to be related to the presence of metal electrodes 
suggesting that electromigration of metal may be a crucial early stage in the pro-
cess. 
Measurement of conductances and temperature coefficients of resistance (TCR's) 
around 4.2K strongly suggest that in low resistance samples at least, the filament 
extends continuously through the device. By estimating the filament dimensions 
an average resistivity of 10 1 (cnz for the filament material is arrived at and from 
experiment the TCR of this material is found to be between iO to1O1K. 
These results suggest that the filament is either heavily doped crystalline Si or a 
metál:Si. mixture. 
Low temperature measurements show an anomalous zero bias resistance peak in 
samples with top contacts made of Cr, Fe and Au which is indicative of conduc-
tion by activated tunnelling possibly between small metal particles embedded in 
Si. At 4.2K devices with Al top contacts show evidence of superconductivity 
which can be related to the creation of an Al:Si mixture. In summrnary, all sam-
ples so far looked at show some evidence for the inclusion of metal into the Si 
layer. 
10.2. Switching mechanisms 
10.2.1. Introduction 
Before discussing switching mechanisms it is sensible to summarise what appear to 
be the most relevant observations of the switching. Drawing on work from this thesis 
and to a large extent.on work from other workers the folllowihg points arise: 
(1) Switching is polarity dependent i.e. pulses of opposite voltage polarity are used to 
perform the Write and Erase operations. 
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Switching speeds can be as fast as iOns for both Erase and Write operations. 
The best devices can perform at least 106  operations before failure. 
The switching energy lies around lOOpJ for both Erase and Write operations. 
Devices in a range of resistance states have been monitored at room temperature 
for periods of years with no signs of non-volatility. 
Devices retain their memory states when exposed to SMrad of y radiation. 
Samples with homogenous layers (e.g. p,n) show similar switching characteris-
tics (in terms of the polarity dependence, switching speed and switching voltages) 
to samples with heterogenous a-Si:H layers (e.g. p-n-i). The reliability of the 
switching does, however, appear to be related to the type of a-Si:H used although 
no clearly defined relationship has yet emerged. 
The use of different contact metals affects the switching characterisitics - Owen et 
al. pointed out the difference between the use of Al and transition metals 5  and 
more recently LeComber et al. reported subtler differences between Cr and V. 6 
All samples have a conductive filament that appears to contain metal from con-
tacts and the a-Si:H in the filament region may have undergone dehydrogenation 
and crystallisation. 
Simulations of the temperature increase in the filament during switching suggest 
that the filament is unlikely to melt although for reasons discussed in §9.6 this 
result is a little inconclusive. 
10.2.2. Charge storage models 
Electronic models for memory switching rely on the storage of charge to maintain-
a particular memory state. Adopting this type of approach to account for switching in 
a-Si:H devices outwardly appears rather attractive as it can accommodate a polarity 
dependence, the observed switching speed and the operational life-time of > 10 6  cycles, 
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and would not necessarily be inconsistent with the presence of a filament. The diffi-
culty with this approach lies, however, in identifying a trap in a-Si:H that has a 
release time comparable to the life-time of the memory. It is improbable that the tail 
or gap states of the a-Si:H could retain charge for long enough to account for the non-
volatility of the devices. Metastable defects in a-Si:H, such as those reported by Stae-
bler and Wronski and others, 8 might offer more plusible trapping sites as they are 
often found to have sufficiently large release activation energies to persist at room tem-
perature for indefinite periods of time. The use of any eletronic models, however, 
currently faces serious problems in accounting for insensitivity of the memory devices 
to prolonged exposure to high energy radiation. If charge were stored in the device it is 
expected that the radiation would cause its release and thus affect the resistance of at 
least some of the memory states. On the basis of present evidence, therefore, an elec-
tronic model seems unlikely. 
111.2.3. Thermal models 
The basic requirements of a purely thermal switching mechanism are that part of 
the device material melts during the switching operation and that this is accompanied 
by a quasi-permanent change in the phase or composition of part of the device 
material. As outlined in 52.5.2 such mechanisms are most often proposed when con-
duction is filamentary as it is in these cases that the current density is sufficient to 
cause the required Joule heating. Other relevant features characteristic of thermal 
mechanisms are; (a) effectively indefinite storage of memory states. (b) switching times 
that vary from a few ms to iOns and, (c) operational life-times that are often greater 
than 106  cycles. 
The a-Si:H memory certainly shows filamentary conduction and displays points 
(a)-(c). Furthermore, although earlier in point (9) above it was mentioned that the 
results of simulations did not suggest the melting point of Si is likely to be exceeded 
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during switching it should be remembered that, as discussed in §9.6, the predicted 
temperature increases are within one order of magnitude of the melting point of Si and 
the errors in the model may be of a similar magnitude. It is, therefore, not impossible 
that at least part of the filament could melt. 
Despite all the evidence for a purely thermal model there is perhaps stronger evi-
dence against it, the most prominent of which is the polarity dependence of the 
switching. As outlined in §2.5.2 in devices with a thermal switching mechanism the 
parameter that determines the final resistance of the memory is usually one of the fol-
lowing: the voltage pulse height, its width or the rise or fall time of the leading and 
trailing edges, but it is never just the direction of the current. In the a-Si:H device, 
however, it is possible to perform both Erase and Write operations with voltage pulses 
that are identical in every respect except for their polarity. Furthermore, as the Off-
state I-V characteristics are non-linear, by 4-5V the Off-state conductance is commen-
surate with that of the On-state so the current passing through the device can also be 
the same for Write and Erase operations. In short a-Si:H devices can be successfully 
switched using pulses that are similar in both voltage and current level but of opposite 
polarity. There appears to be no simple reason, therfore. why the internal heating 
conditions should be different during Erase or Write operations and it is difficult to 
imagine what the mechanism might be. It may be possible, however, that the internal 
heating assists a field dependent process. 
10.2.4. Alternative mechanisms 
One process that may account for the polarity dependence of switching and the 
non-volatile nature of the memory states is that of electromigration. This occurs in, 
conductors carrying high currents and manifests itself as a migration of the conductive 
material either with or against the direction of the current flow. The effect is usually 
observed at current densities in excess of 105A/c171 2 and is normally regarded as being a 
- 147 - 
rather slow process taking many hours to cause observable effects. Most studies of elec-
tromigration appear to have concerned themselves with metal tracks in integrated cir-
cuits where the migration of the metal can lead to the track's failure. In his discussion 
of electromigrations in Al tracks Sze 9 gives an equation describing the mean time to 
failure (MTF) of the track by the creation of voids, 
MTF ocJ_2expET) 	 (1) 
where €E is an electromigration activation energy and J is the current density. This 
equation shows that the rate of electromigration, which is inversley proportional to the 
MTF, is proportional to J 2 and inversley proportional to the exponential of a migration 
activation energy. As electromigration takes place preferentially along low energy 
routes such as grain boundaries EE is generally less than the self-diffusion activation 
energy of the crystal; for polycrystalline Al Sze takes EE to be 0.5eV compared to 
1.4eV for self diffusion in the bulk crystal. 
During normal switching operations the current in the a-Si:H device is typically a 
few mA which, taking an upper limit for the filament diameter of 0.511m, corresponds 
to a minimum current density in the filament of around 105A/cm'. Bearing in mind 
the filament could be much smaller than this the current density might be closer to 
106A/cm 2 . At these current densities electromigration within the filament would 
appear to be quite possible. The origin of the switching mechanism may, therefore, lie 
with the reversible migration of material giving rise to a change in the filament resis-
tance. What would appear to be clear is that if the switching occurs as rapidly as iOns 
the electromigration distances are likely to be very small i.e. possibly only a few atomic 
spacings. 
Identifying the migrating species is difficult. The filament comprises silicon, 
hydrogen. dopant ions (phosphorus or boron), and metal from the electrodes. Conceiv-
ably any of these could be the active species. The observation that the switching 
- 148 - 
characteristics are dependent on the type of metal used for the contacts might implicate 
the metal ions. It was shown earlier in chapter 7 that the inclusion of metal from the 
contacts into the filament is a probable means of accounting for the low resistance of 
the device particularly at low temperatures. The redistribution of this metal by elec-
tromigration could quite possibly cause large changes in the filament resistance. One 
mechanism by which this might happen has been outlined by Reynolds. 10 He points 
out that if, as shown in fig.10.1, the current in the filament is determined by tunnelling 
between two regions of highly conductive material such as metal rich Si, changes in the 
tunnelling distance by as little as 1-2nm can alter the tunnelling current by many orders 
of magnitude. The reversible 'opening' and 'closing' of such a gap by the electromi-
gration of metal might then offer a suitably fast means of changing the device resis-
tance by the 3 or 4 orders of magnitude that is observed. It is possible that the depen-
dence of the switching characteristics on the electrode metal type could then be 
accounted for in terms of the different migration rates in Si of differet metal ions. 
Highly conductive material 
01  Insulating material 
Fig. 10.1 A schematic representation of a funnelling gap 
of width d between two conductive 'fingers' in an insulating 
matrix. (After suggestions by Reynolds). 
The electromigration of hydrogen could give rise to changes in the device conduc-
tance in a number of ways. LeComber et al. have already pointed out the possible sig-
nificance of observations of changes in metal workfunctions at a-Si:H to metal inter-
faces caused by the incorporation of hydrogen into the metal. If conduction in the 
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filament were controlled by transport across metal:a-Si:H interfaces the reversible diffu-
sion of hydrogen across these interfaces may cause substantial changes in the overall 
current level. This could be happening at the a-Si:H:electrode interfaces or within the 
filament at metal islands. 
The hydrogen also plays a central role in determining the density of states, and 
therefore the conductivity, of the a-Si:H itself. It is perhaps possible that a field-
activated re-ordering of the bonding between the Si and I-I is taking place. Hydrogen is 
also known to deactivate phosphorus acceptors in SI' 1 and so there is the possibility, in 
n-type samples at least, that the effective doping level of the a-Si:H in the filament is 
being affected. The choice of hydrogen as the electomigratory species is a particularly 
attractive one because both the hydrogen molecule and the proton should be relatively 
mobile in the a-Si:H and perhaps offer the easiest means of accounting for the high 
switching speed. 
Electromigration of the Si itself is also possible; a switching mechanism might 
involve the creation and closing of voids under a contact, for example. 
10.3. Future work 
To improve upon these rather loose speculations of switching mechanisms it is 
necessary to learn considerably more about the electromigration of hydrogen, dopants -. 
and metals in disordered Si. Perhaps the two most pertinent questions to be answered 
regarding electromigration and switching are. (1) can electromigration occur fast 
enough to account for the observed switching speed, and (2) under what conditions is 
it reversible? Having, as we do, some knowledge of the likely composition and struc-
ture of the filament material it should be possible to prepare similar material to that in 
the filament in bulk form. If switching can be achieved in bulk material then a range 
of structural and compositional analysis tools such as TEM and SIMS can be used to 
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study the effects of current densities of 10 5A 1cm 2 Maybe then some more concrete 
evidence for the switching mechanism will come to light. 
Another avenue of investigation seemingly worth pursuing is that of preparing 
switching samples with planar structures. The advantage of a planar device over a 
sandwich devices is that the filament, and any structural changes occuring in the fila-
ment during switching, should be easier to observe from the surface with an electron 
microscope. From the observations of switching in sandwich structures it would 
appear that for good switching performance the a-Si:H film thickness should be greater 
than about 50nm but less than 1.5im. Making a planar structure in the form of a gap 
cell should therefore have a gap spacing within this range, although the limitations of 
photolithography would probably restrict the gap cell thickness-to greater than 1p.m. 
In addition to the two suggestions mentioned above to prepare new materials and 
device types two useful experiments could be carried out on existing devices; (1) the 
switching performance at very low temperatures i.e. less than 20K, should be investi-
gated and (2) the effects of high energy radiation on the resistance of memory states of 
recent p samples should be looked at. Both of these experiments provide information 
about the switching mechanism. The first should establish with little doubt whether 
there is a necessary thermal component to the switching mechanism. The second 
should establish whether or not the switching mechanism in the p' samples involves 
charge storage. These two experiments should provide a reasonable footing on which to 
speculate further about the switching mechanism. 
- 151 - 
References 
P. G. LeComber, A. E. Owen, W. E. Spear, J. Hajto, and W. K. Choi, "Elec-
tronic switching in amorphous silicon junction devices," Semiconductors and sem-
imetals, vol. 21(D), pp.  275-289, Academic Press, Princeton,N.J., 1984. 
D. Pramanik and A. N. Saxena, "VLSI metallisation using aluminium and its 
alloys"," So!. State Tech., vol. 26(1), pp.  127 - 133, 1983. 
M. E. Lunnon and D. W. Greve, "The microstructure of programmed n+pn+ 
polycrystalline antifuses," J. App!. Phys., vol. 54(6), pp.  3278 - 3281, June 1983. 
J. Pivot, M. Boudeulle, A. Cachard, and C. H. S. Duputy, "Direct evidence of 
metal electrode diffusion into the dielectric of Al-SiO-Al capacitors in high elec-
tric fields," P!zys. Star. Sol.A, vol. 2, pp.  319 - 326, 1970. 
A. E. Owen, P. G. LeCornber, G. Sarrabayrouse, and W. E. Spear, "New amor-
phous silicon electrically programmable nonvolatile switching device," lEE Proc., 
vol. 129, Pt.I, No.2, pp.  51 - 54, Apr. 1982. 
P. G. LeComber, M. J. Rose, J. Hajto, S. Gage, W. K. Choi, A. J. Snell, and 
A. E. Owen, "Amorphous silicon analogue memory device," Proceedings of the 
13th International Conference on Amorphous and liquid semiconductors, Ashville, 
1989. To be published in a special issue of The Journal of Non-crystalline Solids. 
D. L. Staebler and C. R. .Wronski. App!. Phys. Lett.. vol. 31, pp.  292 - 294, 
1977. 
R. S. Crandall. "Metastable defects in hydrogenated amorphous silicon," P/zys. 
Rev. B. vol. 36 (5). pp.  2645 - 2665. Aug. 1987. 
S. M. Sze. Physics of semiconductor devices. Wiley, 1981. 
S. Reynolds. Private communication 
- 152 - 
11. Chih-Tang, S. Cheng-Sheng, and C. Ching-Hsiang Hsu, "Hydrogenation and 
annealing kinetics of group-ifi acceptors in oxidised silicon," J. Applied Phys., 
vol. 57(4), pp. 5148 - 5161, June 1985. 
A technique for converting dynamic resistance, dV/dJ, into static resistance, R. 
Many low temperature investigations of the memory device made use of the 
measurement of dynamic resistance, dV/dJ. As will be shown below, for a non-Ohmic 
conductor dV/dI is not always equatable to the static resistance of the device, R, and 
some numerical processing is required to obtain the latter from the former. 
For a device with non-Ohmic I-V characteristics its resistance can be writen 
either as a function of current 
R =R (1) 
- 	or as a function of applied voltage 
R=R(V) 
Using equ.(1) and Ohms law gives 
V = JR (1) 




J " -=R(1)+ 1') 	 (4)  dl 
As can be seen from equ.(4), dV/dI only equals R (I) when the current is zero i.e. at 
zero bias. 
In order to find R at any non-zero voltage or current the following manipulative 
sequence was carried out. The first step was to reciprocate dV/dI to give dIIdV. 
Integrating dI/dV over a particular voltage range (which was done numerically) then 




Knowing the current at a particular voltage enables the static resistance. R, to be 
found simply by using Ohms law. 
M017fe.ix2 
The flow diagram for the program used to simulate internal temperature increases in 
the memory device. 
The flow diagram shows the basic features of the program previously discussed in 
chapter 9 that was used to simulate the temperature increase in the filament of memory 
devices during forming and switching. Further details of the model can be found in 
chapter 9. 
LSTARfl 
Set up the description 
of the model devicei.e. 
filament size, device 
resistance etc. 
Time frame index = 0 
Time frame index 
time frame index + 1 
Find the electrical potential at 
Find the heat generated at every 
new temperature of the 
nodes. 
Adjust the resistivities of the 
node material to account for the 
local temperature variations. 
Find the new overal device resis- 
tance and correct the applied bias 
according to load-line principles. 
CHECKS 
Ensure 
current in = current out 
Sum the heat generated and 
compare to the heat leaving by 
conduction across external surfaces. 
Store the node temperatures for this 
time frame. 
